

INTERNAL REPORTS IN
SIMULATION, OPTIMIZATION
AND CONTROL

No. SOC-192

STATE EQUATION ANALYSIS AND COMPUTER PROGRAM
FOR A CURRENT SWITCH Emitter FOLLOWER

H.L. Abdel-Malek and J.W. Bandler

April 1978

FACULTY OF ENGINEERING
McMASTER UNIVERSITY
HAMILTON, ONTARIO, CANADA





STATE EQUATION ANALYSIS AND COMPUTER PROGRAM
FOR A CURRENT SWITCH EMITTER FOLLOWER

H.L. Abdel-Malek and J.W. Bandler

Abstract

The analysis of a current switch emitter follower (CSEF) circuit originally given by Ho is described. State equations in conjunction with Gear's integration method are used to obtain the output response.

This work was supported by the National Research Council of Canada under Grant A7239 and by a Postdoctorate Fellowship to H.L. Abdel-Malek.

The authors are with the Group on Simulation, Optimization and Control and Department of Electrical Engineering, McMaster University, Hamilton, Canada L8S 4L7.

I. INTRODUCTION

A current switch emitter follower circuit which was previously investigated by Ho [1] in the context of sensitivity calculation is described in detail.

The circuit is depicted in Fig. 1. The decoupled equivalent circuit of the transmission line is used [2]. Considering a lossless transmission line and the charge-control model of the transistors as well as the diode the equivalent circuit is shown in Fig. 2. The definitions of the model parameters are given in Table I.

The following two equations are used for the transmission line model, taking Z_0 as characteristic impedance and τ as delay time:

$$u_i(t) = [e_0(t-\tau) + Z_0 i_0(t-\tau)]U(t-\tau) + \phi_i(t), \quad (1)$$

$$u_r(t) = [e_\ell(t-\tau) + Z_0 i_\ell(t-\tau)]U(t-\tau) + \phi_r(t), \quad (2)$$

where U is the step function given by

$$U(t-\tau) = \begin{cases} 0 & t < \tau, \\ 1 & t \geq \tau. \end{cases} \quad (3)$$

The parameter ϕ represents the initial voltage distribution stored on the transmission line. Thus, we take

$$\phi_i(t) = \phi_r(t) = 0 \quad \text{for } t \geq \tau. \quad (4)$$

The steady state solution is obtained using the Newton-Raphson algorithm as shown in Section II. The state equations are formulated in Section III. The subroutine DVOGER [3] based on Gear's integration algorithm [4] is used. The algorithm has a variable step and hence interpolation was used to find the values of $u_i(t)$ and $u_r(t)$ if $t-\tau$ falls between time steps. Alternatively, τ/n , where n is an integer can




Fig. 1 The CSEF circuit [1].




Fig. 2 The CSEF equivalent circuit used, indicating transmission-line, transistor and diode models.

TABLE I(a)
DIODE MODEL PARAMETERS

I_{SD}	diode saturation current
C_{JD}	depletion layer capacitance
TT_D	transit time
θ	inverse of thermal potential

$$I_D = I_{SD}(\exp(\theta V_D) - 1)$$

$$C_D = C_{JD} + TT_D \frac{dI_D}{dV_D}$$

TABLE I(b)
TRANSISTOR MODEL PARAMETERS

I_S	saturation current
α	common base current gain
R_B	base resistance
C_C	collector junction capacitance
C_{JE}	emitter junction depletion layer capacitance
TT	base transit time
θ	inverse of thermal potential

$$I_E = I_S (\exp(\theta V_{BE}) - 1)$$

$$I_C = \alpha I_E$$

$$C_E = C_{JE} + TT \frac{dI_E}{dV_{BE}}$$

R_B and C_C are assumed zero for transistor T₃

be used as a fixed step, however, integration will be expensive.

A FORTRAN listing of the program is given in the appendix. Library subroutines DVOGER [3] and GELG [5] are used.

II. DC ANALYSIS OF THE CSEF CIRCUIT

The DC equivalent circuit is shown in Fig. 3. Loops 1 and 2 will lead to the following two KVL equations.

$$V_{BE1} + I_{E1}(R_1 + R_{B1}) + I_{E2}R_1 - E_2 - E_1 = 0 , \quad (5)$$

$$V_{BE2} + I_{E2}(R_1 + R_{B2}) + I_{E1}R_1 - E_2 + E_3 = 0 , \quad (6)$$

where

$$I_{E1} = I_{S1} (\exp(\theta V_{BE1}) - 1) , \quad (7)$$

$$I_{E2} = I_{S2} (\exp(\theta V_{BE2}) - 1) . \quad (8)$$

The two simultaneous nonlinear equations (5) and (6) in V_{BE1} and V_{BE2} are solved using the Newton-Raphson algorithm.

Knowing that the transmission line will have zero length for DC analysis, the base voltage of the output transistor T_3 is

$$V_{B3} = - R_3 (\alpha I_{E1} + (1-\alpha) I_{E3}) . \quad (9)$$

Since

$$I_{E3} = I_D = I_{SD} (\exp(\theta V_D) - 1) , \quad (10)$$

then

$$V_D = \ln(1 + I_{E3}/I_D)/\theta , \quad (11)$$

where

$$I_{E3} = I_{S3} (\exp(\theta V_{BE3}) - 1) . \quad (12)$$

But

$$V_{B3} = V_{BE3} + V_D + I_{E3} R_4 - E_4 . \quad (13)$$

Accordingly, (9) and (13) lead to the nonlinear equation




Fig. 3 The DC equivalent circuit of the CSEF.

$$V_{BE3} + \frac{1}{\theta} \ln\left(1 + \frac{I_{E3}}{I_{SD}}\right) + I_{E3}R_4 - E_4 + R_3[\alpha I_{E1} + (1-\alpha)I_{E3}] = 0 \quad (14)$$

in V_{BE3} , where I_{E3} is given by (12).

Having V_{BE1} , V_{BE2} and V_{BE3} all other potentials can be obtained in a simple manner.

III. TOPOLOGICAL FORMULATION OF THE STATE EQUATIONS

The basic steps required in the formulation of the state equations for nonlinear networks are sketched out. For further details see Chua and Lin [6].

Step 1 Formation and characterization of network branches

This step involves the characterization of linear and nonlinear elements, controlled and independent sources and tree and cotree (link) branches. The choice of the tree branches is based upon

- (i) all independent and controlled voltage sources,
- (ii) as many capacitors as possible,
- (iii) as many resistors as possible,
- (iv) as few inductors as possible,
- (v) no independent current sources.

Step 2 Solving the resistive nonlinear subnetwork

We solve for the voltages across the nonlinear resistors in the tree as well as the currents in the nonlinear resistors in the cotree.

Step 3 Solving the loops which include capacitors only and the cutsets which include inductors only

In this step we express the currents in the cotree capacitors and the voltages across the tree inductors in terms of the derivatives (w.r.t. time) of the tree capacitor voltages and the cotree inductor currents. Also, they may well be functions of the derivatives of voltages of the tree independent voltage sources and derivatives of currents of cotree independent current sources (if these derivatives exist).

Step 4 Collecting relationships derived so far to formulate the state equations.

Regarding the CSEF circuit shown in Fig. 2, the input and output circuits can be treated independently.

Formulation of the State Equations for the Input Circuit

The tree chosen according to the priorities mentioned before is shown in Fig. 4. According to this tree, the set of independent KCL equations is

$$\sum_{\text{tree}} i = 0 , \quad (15)$$

where

$$\dot{\underline{i}} = \begin{bmatrix} \dot{I}_{ET} \\ \dot{I}_{CT} \\ \dot{I}_{RT} \\ \dot{I}_{RL} \\ \dot{I}_{JL} \end{bmatrix} , \quad (16)$$




Fig. 4 Directed graph of the input circuit and branch numbering.

— Tree chosen

--- Corresponding link

$$I_{ET} \stackrel{\Delta}{=} \text{Tree voltage source currents} = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \\ I_4 \end{bmatrix}, \quad (17)$$

$$\underline{I}_{CT} \stackrel{\Delta}{=} \text{Tree capacitor currents} = \begin{bmatrix} I_5 \\ I_6 \\ I_7 \\ I_8 \end{bmatrix}, \quad (18)$$

$$I_{RT} \stackrel{\Delta}{=} \text{Tree resistor currents} = [I_9], \quad (19)$$

$$I_{RL} \triangleq \text{Link resistor currents} = \begin{bmatrix} I_{10} \\ I_{11} \\ I_{12} \\ I_{13} \\ I_{14} \end{bmatrix}, \quad (20)$$

$$I_{JL} \stackrel{\Delta}{=} \text{Link current sources} = \begin{bmatrix} I_{15} \\ I_{16} \\ I_{17} \\ I_{18} \end{bmatrix} \quad (21)$$

and where

Hence, we can write (15) as

$$\begin{bmatrix} \text{II}_9 & | & D_{\sim 11} & D_{\sim 12} \\ & | & D_{\sim 21} & D_{\sim 22} \\ & | & D_{\sim 31} & D_{\sim 32} \end{bmatrix} \begin{bmatrix} I_{\sim ET} \\ I_{\sim CT} \\ I_{\sim RT} \\ I_{\sim RL} \\ I_{\sim JL} \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix}, \quad (23)$$

where

$$D_{\sim 11} = \begin{bmatrix} -1 & -1 & -1 & -1 & -1 \\ -1 & 1 & -1 & -1 & -1 \\ & & -1 & & -1 \end{bmatrix}, \quad (24)$$

$$D_{\sim 12} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}, \quad (25)$$

$$D_{\sim 21} = \begin{bmatrix} -1 & -1 & 1 \\ 1 & -1 & -1 \\ -1 & 1 & -1 \end{bmatrix}, \quad (26)$$

$$D_{\sim 22} = \begin{bmatrix} -1 & 1 \\ 1 & -1 \\ & 1 \end{bmatrix}, \quad (27)$$

$$D_{\sim 31} = [-1 \quad 1 \quad -1 \quad -1 \quad -1], \quad (28)$$

$$D_{\sim 32} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}. \quad (29)$$

and II_9 is the identity matrix of order 9. The KVL equations can be written as

$$\begin{bmatrix} D_{\sim 11}^T & D_{\sim 21}^T & D_{\sim 31}^T \\ D_{\sim 12}^T & D_{\sim 22}^T & D_{\sim 32}^T \end{bmatrix} \begin{bmatrix} V_{\sim ET} \\ V_{\sim CT} \\ V_{\sim RT} \\ V_{\sim RL} \\ V_{\sim JL} \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix}, \quad (30)$$

where superscript T denotes transposition.

It is required to represent the link currents \tilde{I}_{RL} in terms of \tilde{V}_{ET} and \tilde{V}_{CT} . We have

$$\tilde{V}_{RL} = \tilde{R}_L \tilde{I}_{RL}$$

$$= D_{11}^T \tilde{V}_{ET} + D_{21}^T \tilde{V}_{CT} + D_{31}^T \tilde{V}_{RT}, \quad (31)$$

where

$$\tilde{R}_L = \begin{bmatrix} R_2 & & & \\ & R_3 & & \\ & & R_{B1} & \\ & & & R_{B2} \\ & & & z_0 \end{bmatrix}. \quad (32)$$

Using (23) and (29) we can write

$$\begin{aligned} \tilde{I}_{RT} &= -D_{31} \tilde{I}_{RL} - D_{32} \tilde{I}_{JL} \\ &= -D_{31} \tilde{I}_{RL}. \end{aligned} \quad (33)$$

Thus,

$$\tilde{V}_{RT} = \tilde{R}_T \tilde{I}_{RT} = -\tilde{R}_T D_{31} \tilde{I}_{RL}, \quad (34)$$

where

$$\tilde{R}_T = [R_1]. \quad (35)$$

Substituting for \tilde{V}_{RT} in (31) and with some manipulations, we obtain

$$\tilde{I}_{RL} = \tilde{R}^{-1} [D_{11}^T \tilde{V}_{ET} + D_{21}^T \tilde{V}_{CT}], \quad (36)$$

where

$$\tilde{R} = \tilde{R}_L + D_{31}^T \tilde{R}_T D_{31}. \quad (37)$$

From (23), we have

$$\dot{I}_{CT} = -D_{21} \dot{I}_{RL} - D_{22} \dot{I}_{JL} . \quad (38)$$

Substituting for \dot{I}_{RL} from (36), the state equations are

$$\dot{I}_{CT} = -D_{21} R^{-1} [D_{11}^T V_{ET} + D_{21}^T V_{CT}] - D_{22} \dot{I}_{JL} . \quad (39)$$

More explicitly, they can be written as

$$\begin{bmatrix} C_{C1} & dV_{C1}/dt \\ C_{E1} & dV_{BE1}/dt \\ C_{E2} & dV_{BE2}/dt \\ C_{C2} & dV_{C2}/dt \end{bmatrix} = -D_{21} R^{-1} \begin{bmatrix} D_{11}^T \\ D_{21}^T \\ u_r \end{bmatrix} + \begin{bmatrix} E_1 \\ E_2 \\ E_3 \\ V_{C1} \\ V_{BE1} \\ V_{BE2} \\ V_{C2} \end{bmatrix} + \begin{bmatrix} I_{16} \\ -I_{15} \\ -I_{17} \\ I_{18} \end{bmatrix}, \quad (40)$$

where

$$C_{E1} = C_{JE} + TT \theta I_S \exp(\theta V_{BE1}) , \quad (41)$$

$$C_{E2} = C_{JE} + TT \theta I_S \exp(\theta V_{BE2}) , \quad (42)$$

$$I_{15} = I_S (\exp(\theta V_{BE1}) - 1) , \quad (43)$$

$$I_{16} = \alpha I_{15} , \quad (44)$$

$$I_{17} = I_S (\exp(\theta V_{BE2}) - 1) , \quad (45)$$

$$I_{18} = \alpha I_{17} . \quad (46)$$

Formulation of the State Equations for the Output Circuit

Fig. 5 shows the chosen tree and branch numbering. The set of independent KCL equations is

$$\sum_i D_i = 0 , \quad (47)$$




Fig. 5 Directed graph of the output circuit and branch numbering.

— Tree chosen

--- Corresponding link

where

$$\tilde{D} = \begin{bmatrix} 1 & & & & -1 & & & \\ & 1 & & & -1 & & & \\ & & 1 & & -1 & & & \\ & & & 1 & -1 & & & \\ & & & & -1 & 1 & -1 & \\ & & & & & -1 & -1 & \\ & & & & & & -1 & 1 \end{bmatrix}, \quad (48)$$

$$\tilde{i} = \begin{bmatrix} I_{\text{ET}} \\ I_{\text{CT}} \\ I_{\text{RL}} \\ I_{\text{JL}} \end{bmatrix}, \quad (49)$$

$$I_{\text{ET}} \stackrel{\Delta}{=} \text{Tree voltage source currents} = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}, \quad (50)$$

$$I_{\text{CT}} \stackrel{\Delta}{=} \text{Tree capacitor currents} = \begin{bmatrix} I_3 \\ I_4 \\ I_5 \end{bmatrix}, \quad (51)$$

$$I_{\text{RL}} \stackrel{\Delta}{=} \text{Link resistor currents} = \begin{bmatrix} I_6 \\ I_7 \end{bmatrix}, \quad (52)$$

$$I_{\text{JL}} \stackrel{\Delta}{=} \text{Link current sources} = \begin{bmatrix} I_8 \\ I_9 \\ I_{10} \end{bmatrix}. \quad (53)$$

The KVL equations are

$$\left[\begin{array}{ccccc|ccccc} -1 & 1 & -1 & -1 & -1 & -1 & -1 & -1 & -1 \\ & -1 & -1 & -1 & -1 & & & & \\ & & 1 & & & & & & \\ & & -1 & -1 & -1 & & & & \\ & & & & 1 & & & & \end{array} \right] \begin{bmatrix} V_{\text{ET}} \\ V_{\text{CT}} \\ V_{\text{RL}} \\ V_{\text{JL}} \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix}, \quad (54)$$

Hence,

$$\begin{aligned} V_{RL} &= R_L I_{RL} \\ &= D_{11}^T V_{ET} + D_{21}^T V_{CT}, \end{aligned} \quad (55)$$

where

$$R_L = \begin{bmatrix} R_4 \\ z_0 \end{bmatrix}, \quad (56)$$

$$D_{11} = \begin{bmatrix} -1 & \\ & -1 \end{bmatrix}, \quad (57)$$

$$D_{21} = \begin{bmatrix} 1 & -1 \\ & -1 \\ & -1 \end{bmatrix}. \quad (58)$$

Thus,

$$I_{RL} = R_L^{-1} [D_{11}^T V_{ET} + D_{21}^T V_{CT}]. \quad (59)$$

From (47), we have

$$I_{ET} = -D_{11} I_{RL} \quad (60)$$

and

$$I_{CT} = -D_{21} I_{RL} - D_{22} I_{JL}. \quad (61)$$

Substituting for I_{RL} from (59) into (60), the state equations are

$$I_{CT} = -D_{21} R_L^{-1} [D_{11}^T V_{ET} + D_{21}^T V_{CT}] - D_{22} I_{JL}. \quad (62)$$

Or, more explicitly, the state equations are

$$\begin{bmatrix} C_0 \frac{dV_0}{dt} \\ C_{E3} \frac{dV_{BE3}}{dt} \\ C_D \frac{dV_D}{dt} \end{bmatrix} = -D_{21} \begin{bmatrix} 1/R_4 \\ 1/Z_0 \end{bmatrix} \begin{bmatrix} D_{11}^T & D_{21}^T \end{bmatrix} \begin{bmatrix} E_4 \\ u_i \\ V_0 \\ V_{BE3} \\ V_D \end{bmatrix} + \begin{bmatrix} I_9 \\ I_9 - I_8 \\ I_9 - I_{10} \end{bmatrix}, \quad (63)$$

where

$$C_{E3} = C_{JE} + TT \theta I_S \exp(\theta V_{BE3}), \quad (64)$$

$$C_D = C_{JD} + TT_D \theta I_{SD} \exp(\theta V_D), \quad (65)$$

$$I_8 = I_S (\exp(\theta V_{BE3}) - 1), \quad (66)$$

$$I_9 = \alpha I_8, \quad (67)$$

$$I_{10} = I_{SD} (\exp(\theta V_D) - 1). \quad (68)$$

If the diode is similar to the transistor base emitter junction, then

$$V_D = V_{BE3} \quad (69)$$

and

$$I_{10} = I_8. \quad (70)$$

Hence, the three state equations (63) can be reduced to the following two equations

$$\begin{bmatrix} C_0 & \frac{dV_0}{dt} \\ C_{E3} & \frac{dV_{BE3}}{dt} \end{bmatrix} = \begin{bmatrix} -1 & 1 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1/R_4 \\ 1/Z_0 \end{bmatrix} + \begin{bmatrix} -1 & 1 \\ -1 & -1 & -2 \end{bmatrix} \begin{bmatrix} E_4 \\ u_i \\ v_0 \\ v_{BE3} \end{bmatrix} + \begin{bmatrix} I_9 \\ I_9 - I_8 \end{bmatrix}. \quad (71)$$

REFERENCES

- [1] C.W. Ho, "Time-domain sensitivity computation for networks containing transmission lines", IEEE Trans. Circuit Theory, vol. CT-18, Jan. 1971, pp. 114-122.
- [2] D.A. Calahan, Computer-aided Network Design (Revised Edition). New York: McGraw-Hill, 1972.
- [3] Subroutine DVOGER, International Mathematical and Statistical Libraries, IMSL Library 3, Edition 5, (FORTRAN) CDC 6000/7000, 1975.
- [4] C.W. Gear, "The automatic integration of differential equations", Comm. ACM., vol. 14, March 1971, pp. 176-179.
- [5] Subroutine GELG, System/360 Scientific Subroutine Package, Version III, IBM Programmer's Manual Number 360A-CM-03x, p. 121.
- [6] L.O. Chua and P.M. Lin, Computer-aided Analysis of Electronic Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1975.

APPENDIX

FORTRAN LISTING OF THE CSEF ANALYSIS SUBROUTINES

The subroutine CSEF supplies the values of the output response V_0 in the array F(121) for a given value of the parameter vector

$$\underline{x} = \begin{bmatrix} E_4 \\ z_0 \\ R_4 \\ c_0 \\ a_3 \\ I_{S3} \\ c_{JE3} \\ TT_3 \end{bmatrix}.$$

The parameter vector \underline{x} may be scaled by values given in the array SCALE(8).

For program notation and associated text notation, see Table A.

TABLE A
RELATION BETWEEN TEXT AND PROGRAM NOTATIONS

Description	Text Notation	Program Notation	
Circuit Parameters	R_1	R1	*
	R_2	R2	*
	R_3	R3	*
	R_4	R4	*
	E_1	E(1)	***
	E_2, E_3 and E_4	E(I), I = 2,3,4	*
Diode Parameters	C_0	C0	*
	V_D	VD	**
	I_{SD}	SATD	*
	$\theta I_{SD} TT_D$	TSD	**
	TT_D	TTD	*
Transistor Parameters	C_{JD}	CD	*
	I_S	SATC(I), I = 1,2,3	*
	TT	TT	*
	θ	THETA	*
	α	ALPHA(I), I = 1,2,3	*
	$\theta I_S TT$	TST(I), I = 1,2,3	**
Transmission-Line Parameters	αI_S	ASAT(I), I = 1,2,3	**
	C_{JE}	CEJ(I), I = 1,2,3	*
	C_C	CC(I), I = 1,2,3	*
	R_B	RB(I), I = 1,2	*
	Z_0	Z0	*
	τ	TD	*

* Supplied by user.

** Working variable.

*** E_1 is defined as a function of time in Subroutine DFUNI.

```

SUBROUTINE CSEF(X,F)
=====
* * * * * * * * * * * * * * * *
* CURRENT SWITCH EMITTER FOLLOWER *
* * * * * * * * * * * * * * * *
--SUBROUTINES CALLED
DVOGER AN IMSLIB SUBROUTINE
GEARS1 IS THE SAME AS DVOGER BUT WITH DIFFERENT NAME
GELG AN SSPLIB SUBROUTINE FOR SOLVING SYSTEMS OF LINEAR
EQUATIONS
DCAN A SUBROUTINE WHICH FINDS THE DC STEADY STATE SOLUTION

DFUN1 AND DFUN0 ARE THE TWO SUBROUTINES SUPPLYING THE
DERIVATIVES OF THE INPUT AND OUTPUT STATE VARIABLES NECESSARY
FOR INTEGRATION

X = ARRAY OF VARIABLES THEY ARE SCALED BY THE VECTOR SCALE
IN THIS SUBROUTINE THEY ARE E(4), Z0, R4, CO, ALPHA(3),
SATC(3), CEJ(3) AND TT(3)

F = ARRAY OF RESPONSE AT EQUAL TIME STEPS GIVEN BY TMAX/120

FF = ARRAY IN WHICH THE RESPONSE IS STORED AND THE MAXIMUM
NUMBER OF THE INTEGRATION STEPS IS LIMITED TO 1500

R = WORKING AREA TO STORE THE R MATRIX

YI, YIMAX, ERI AND WKI ARE THE WORKING ARRAYS REQUIRED BY
THE INTEGRATION SUBROUTINE FOR THE 4 STATE VARIABLES INPUT
CIRCUIT

YO, YOMAX, ERO AND WKO ARE CORRESPONDING ARRAYS FOR THE 3
STATE VARIABLES OUTPUT CIRCUIT

ID1 = D21( IN TEXT) ARE DEFINED IN
ID2 = D11( IN TEXT) THE FOLLOWING
ID3 = D31( IN TEXT) DATA STATEMENTS

AV, AC, B AND V ARE WORKING ARRAYS

UI = WORKING ARRAY TO STORE INCIDENT VOLTAGES FOR THE T.L.
UR = WORKING ARRAY TO STORE REFLECTED VOLTAGES FOR THE T.L.
UITD AND URTD ARE CORRESPONDING VALUES OBTAINED BY LINEAR
INTERPOLATION BETWEEN THE DISCRETE VALUES IN UI AND UR
AT CERTAIN TIMES DETERMINED BY THE DELAY TIME TD
TIME AND TIMEI ARE ARRAYS TO STORE THE TIMES FOR THE OUTPUT
AND INPUT CIRCUITS, RESPECTIVELY, AT WHICH THE RESPONSES ARE
OBTAINED

/MIMC/ CIRCUIT PARAMETERS
/MIMT/ TRANSISTOR PARAMETERS
/MIMD/ DIODE PARAMETERS
/MIMTL/ TRANSMISSION-LINE PARAMETERS M, MS, MK, MI, MSI
AND MKI ARE COUNTERS
TO TRACK THE DELAY
/MIME/ VOLTAGES DEFINING THE SHAPE OF THE INPUT E(1)
EU UPPER VALUE OF E(1)
EB LOWER VALUE OF E(1)
SL SLOPE
/MIMINT/ VARIABLES REQUIRED FOR THE INTEGRATION
HI INPUT CIRCUIT INTEGRATION STEP
HO OUTPUT CIRCUIT INTEGRATION STEP
HMIN MINIMUM STEP ALLOWED
HMAX MAXIMUM STEP ALLOWED
EPSI AN ERROR CRITERION TO CHANGE THE ORDER OF

```

```

C          THE STEP IN THE INTEGRATION           CSE 740
C          SCALE   A VECTOR OF SCALING FACTORS FOR THE X VECTOR CSE 750
C          TMAX   THE UPPER BOUND ON TIME UNTIL WHICH OUTPUT      CSE 760
C          RESPONSE IS REQUIRED                   CSE 770
C          MOI    MAXIMUM ORDER ALLOWED TO BE USED IN THE       CSE 780
C          INTEGRATION                         CSE 790
C
C          -----
C          *****     E X A M P L E     *****
C
C          THIS EXAMPLE ILLUSTRATES THE EVALUATION AND PLOTTING OF CSE 800
C          OUTPUT RESPONSE                      CSE 810
C
C          PROGRAM MIM ( INPUT, OUTPUT, TAPE5= INPUT, TAPE6=OUTPUT) CSE 820
C          DIMENSION X(8), F(121)                           CSE 830
C          COMMON/MIMT/ SATC(3), TT(3), THETA, TST(3), ALPHA(3), ASAT(3), CEJ(3) CSE 840
C          +, CC(3), RB(2)                                CSE 850
C          COMMON/MIMC/ R1, R2, R3, R4, E(4), CO          CSE 860
C          COMMON/MIMTL/ Z0, TD, M, MS, MK, MI, MSI, MKI CSE 870
C          COMMON/MIMD/ VD, SATD, TSD, TTD, CD          CSE 880
C          COMMON/MIME/ EU, EB, SL                      CSE 890
C          COMMON/MIMINT/ HI, HO, HMIN, HMAX, EPSI, SCALE(8), TMAX, MOI CSE 900
C          DATA SATD, TTD, CD/0.6E-9, 1.E-11, 0.12E-12/ CSE 910
C          DATA SATC(1), SATC(2), TT(1), TT(2), THETA, ALPHA(1), ALPHA(2), CEJ(1), CSE 920
C          +CEJ(2), CC, RB/2*0.6E-9, 2*1.E-11, 38.668, 0.99, 0.99, 2*0.12E-12, CSE 930
C          +3*0.5E-12, 2*50.0/ CSE 940
C          DATA R1, R2, R3, E(2), E(3)/281.33, 75., 78.24, -4.03, 1.13/ CSE 950
C          DATA EU, EB, SL/0.776, 1.552, -5.17333333333E9/ CSE 960
C          DATA TD/0.25E-9/ CSE 970
C          DATA SCALE/-1.7, 50., 50., 1.5E-12, 0.99, 0.6E-9, 0.12E-12, 1.E-11/ CSE 980
C          DATA X/0.97377, 1.8401, 0.910653, 0.832065, 4*1.0/ CSE 990
C          MOI=2
C          TMAX= 1.44E-9
C          EPSI=0.005
C          HMAX= 1.E-11
C          HMIN= 1.E-17
C          HI= 1.E-13
C          CALL CSEF(X, F)
C          DDT= TMAX/120.
C          WRITE(6, 100) (F(I), I= 1, 121)
C          DO 50 I= 1, 121
C          T= DDT*FLOAT(I)
C          ZZ= F(I)
C          CALL PLOTPT(T, ZZ, 4)
C 50 CONTINUE
C          CALL OUTPLT
C 100 FORMAT(10(2X, F8.4))
C          STOP
C          END
C
C          -----
C          EXTERNAL DFUN1, DFUN0
C
C          DIMENSION X(8), F(121), FF(1500)
C
C          DIMENSION R(5,5), YI(8,4), YO(8,3), YIMAX(4), YOMAX(3), ERI(4), ERO(3), CSE 1270
C          +WKI(84), WK0(60)                                CSE 1280
C
C          COMMON/MIMA/ ID1(4,5), ID2(4,5), ID3(5), CSE 1290
C          +          AV(4,4), AC(4,4), B(5,4), V(5), CSE 1300
C          +          UI(1500), UR(1500), UITD, URTD, TIME(1500), TIMEI(1500) CSE 1310
C
C          COMMON/MIMC/ R1, R2, R3, R4, E(4), CO          CSE 1320
C
C          COMMON/MIMT/ SATC(3), TT(3), THETA, TST(3), ALPHA(3), ASAT(3), CEJ(3) CSE 1330
C          +, CC(3), RB(2)                                CSE 1340
C
C          COMMON/MIMD/ VD, SATD, TSD, TTD, CD          CSE 1350
C
C          COMMON/MIMTL/ Z0, TD, M, MS, MK, MI, MSI, MKI CSE 1360
C
C          COMMON/MIME/ EU, EB, SL                      CSE 1370
C
C          -----
C
C          *****     E X A M P L E     *****
C
C          THIS EXAMPLE ILLUSTRATES THE EVALUATION AND PLOTTING OF CSE 1380
C          OUTPUT RESPONSE                      CSE 1390
C
C          PROGRAM MIM ( INPUT, OUTPUT, TAPE5= INPUT, TAPE6=OUTPUT) CSE 1400
C          DIMENSION X(8), F(121)                           CSE 1410
C          COMMON/MIMT/ SATC(3), TT(3), THETA, TST(3), ALPHA(3), ASAT(3), CEJ(3) CSE 1420
C          +, CC(3), RB(2)                                CSE 1430
C
C          COMMON/MIMD/ VD, SATD, TSD, TTD, CD          CSE 1440
C
C          COMMON/MIMTL/ Z0, TD, M, MS, MK, MI, MSI, MKI CSE 1450
C
C          COMMON/MIME/ EU, EB, SL                      CSE 1460
C
C          -----
C
C          *****     E X A M P L E     *****
C
C          THIS EXAMPLE ILLUSTRATES THE EVALUATION AND PLOTTING OF CSE 1470
C          OUTPUT RESPONSE

```

C CSE1480
C COMMON/MIMINT/ HI, HO, HMIN, HMAX, EPSI, SCALE(8), TMAX, MOI CSE1490
C CSE1500
C CSE1510
C DATA ID1/0,0,-1,1,-1,1,3*0,-1,4*0,-1,0,1,-1,0,0/ CSE1520
C DATA ID2/0,-1,3*0,1,0,0,2*-1,3*0,2*-1,0,0,-1,0,-1/ CSE1530
C DATA ID3/ -1,1,3*-1/ CSE1540
C CSE1550
C CSE1560
C CSE1570
C CSE1580
C CSE1590
C CSE1600
C CSE1610
C CSE1620
C CSE1630
C CSE1640
C CSE1650
C CSE1660
C CSE1670
C CSE1680
C CSE1690
C 5 CONTINUE CSE1700
C CSE1710
C CSE1720
C CSE1730
C CSE1740
C CSE1750
C CSE1760
C CSE1770
C CSE1780
C CSE1790
C CSE1800
C CSE1810
C CSE1820
C CSE1830
C CSE1840
C CSE1850
C CSE1860
C CSE1870
C CSE1880
C CSE1890
C 20 CONTINUE CSE1900
C NR=5 CSE1910
C NC=4 CSE1920
C EP=1.E-7 CSE1930
C CALL GELG(B,R,NR,NC,EP,IER) CSE1940
C DO 30 I=1,4 CSE1950
C DO 30 J=1,4 CSE1960
C AC(I,J)=0.0 CSE1970
C AV(I,J)=0.0 CSE1980
C DO 30 K=1,5 CSE1990
C AV(I,J)=AV(I,J)+B(K,I)*ID2(J,K) CSE2000
C AC(I,J)=AC(I,J)+B(K,I)*ID1(J,K) CSE2010
C 30 CONTINUE CSE2020
C CSE2030
C CSE2040
C CSE2050
C CSE2060
C CSE2070
C ZIN=-1./Z0 CSE2080
C DO 35 I=2,5 CSE2090
C DO 35 J=1,3 CSE2100
C B(I,J)=ZIN CSE2110
C 35 CONTINUE CSE2120
C B(1,1)=1./R4 CSE2130
C B(3,1)=-B(1,1)+ZIN CSE2140
C B(1,2)=B(1,3)=0.0 CSE2150
C CSE2160
C CSE2170
C CSE2180
C E(1)=0.776 CSE2190
C VE1=0.430 CSE2200
C VE2=0.081 CSE2210

VE3=0.403 CSE2220
CALL DCAN(VE1,VE2,VE3,VC1,VC2,VO,UII,URI) CSE2230
C
C ---- T.L. INITIAL CONDITION ---- CSE2240
C
C UI(1)=UII CSE2250
C UR(1)=URI CSE2260
C URTD=URI CSE2270
C UITD=UII CSE2280
C
C ---- INITIALIZATION OF INTEGRATION FOR INPUT CIRCUIT ---- CSE2290
C
C MTI=1 CSE2300
C HO=HI CSE2310
C MOO=MOI CSE2320
C MTO=MTI CSE2330
C EPSO=EPSI CSE2340
C TI=0.0 CSE2350
C MI=1 CSE2360
C TIMEI(MI)=TI CSE2370
C NI=4 CSE2380
C YI(1,1)=VC1 CSE2390
C YI(1,2)=VE1 CSE2400
C YI(1,3)=VE2 CSE2410
C YI(1,4)=VC2 CSE2420
C DO 40 I=1,NI CSE2430
C YIMAX(I)=1.0 CSE2440
40 CONTINUE CSE2450
C JI=0 CSE2460
C CALL GEARS(DFUNI, YI, TI, NI, MTI, MOI, JI, HI, HMIN, HMAX, CSE2470
+ EPSI, YIMAX, ERI, WKI, IERI) CSE2480
C
C ---- INITIALIZATION FOR INTEGRATION FOR OUTPUT CIRCUIT ---- CSE2490
C
C TO=0.0 CSE2500
C M=1 CSE2510
C TIME(M)=TO CSE2520
C FF(1)=VO CSE2530
C YO(1,1)=VO CSE2540
C YO(1,2)=VE3 CSE2550
C YO(1,3)=VD CSE2560
C NO=3 CSE2570
C DO 50 I=1,NO CSE2580
C YOMAX(I)=1.0 CSE2590
50 CONTINUE CSE2600
C JO=0 CSE2610
C CALL DVOGER(DFUNO, YO, TO, NO, MTO, MOO, JO, HO, HMIN, HMAX, CSE2620
+ EPSO, YOMAX, ERO, WKO, IERO) CSE2630
C
C MS I=2 CSE2640
C MS=2 CSE2650
C
C CHECK IF TMAX HAS BEEN REACHED CSE2660
C
55 IF(TO.GT.TMAX) GO TO 70 CSE2670
C
C CHECK IF AN INTEGRATION FOR INPUT CIRCUIT IS REQUIRED CSE2680
C (IN ORDER TO FIND THE INCIDENT VOLTAGE UI) CSE2690
C
60 IF(TI.LT.(TO+HMAX-TD)) GO TO 65 CSE2700
C
C SOLUTION OF OUTPUT CIRCUIT CSE2710
C
C MK=MS CSE2720
C M=M+1 CSE2730
C TIME(M)=TO CSE2740
C FF(M)=YO(1,1) CSE2750
C IF(IERO.EQ.34.OR.IERO.EQ.35) CALL EXIT CSE2770
C JO=1 CSE2780
C CALL DVOGER(DFUNO, YO, TO, NO, MTO, MOO, JO, HO, HMIN, HMAX, CSE2790
+ EPSO, YOMAX, ERO, WKO, IERO) CSE2800
C GO TO 55 CSE2810
C
C SOLUTION OF INPUT CIRCUIT CSE2820
C
C

C 65 MKI=MS I CSE2960
MI=MI+1 CSE2970
TIMEI(MI)=TI CSE2980
IF(IERI.EQ.34.OR. IERI.EQ.35) CALL EXIT CSE2990
JI=1 CSE3000
CALL GEARS1(DFUNI, YI, TI, NI, MTI, MOI, JI, HI, HMIN, HMAX, CSE3010
+ EPSI, YIMAX, ERI, WKI, IERI) CSE3020
GO TO 60 CSE3030
C C --- LINEAR INTERPOLATION TO FIND RESPONSE AT INTERMEDIATE TIMES ---- CSE3040
C TIME POINTS ARE EquALLY SPACED BY DDT = TMAX/120 CSE3050
C C 70 MS=2 CSE3060
M=M+1 CSE3070
TIME(M)=TO CSE3080
FF(M)=YO(1,1) CSE3090
DDT=TMAX/120. CSE3100
DO 90 I=1,121 CSE3110
T=DDT*(I-1) CSE3120
DO 75 J=MS,M CSE3130
JMS=J CSE3140
IF(TIME(J).GT.T) GO TO 80 CSE3150
75 CONTINUE CSE3160
80 MS=JMS-1 CSE3170
F(I)=(FF(JMS)*(T-TIME(MS))+FF(MS)*(TIME(JMS)-T))/ CSE3180
+ (TIME(JMS)-TIME(MS)) CSE3190
90 CONTINUE CSE3200
C RETURN CSE3210
END CSE3220
CSE3230
CSE3240
CSE3250
CSE3260

SUBROUTINE DFUNI(Y, T, MZM, DY, PW, IND)	DFU 10
=====	
C THIS SUBROUTINE IS CALLED BY GEARS INTEGRATION SUBROUTINE	DFU 20
C IT SUPPLIES THE VALUES OF THE DERIVATIVES (DY) THE JACOBIAN	DFU 30
C (PW) FOR A POINT(Y,T) FOR THE INPUT CIRCUIT	DFU 40
C FOR FURTHER DETAILS, SEE COMMENTS IN THE INTEGRATION SUBROUTINE	DFU 50
C	DFU 60
DIMENSION Y(8,4), DY(4), W(2,4), PW(MZM, MZMD)	DFU 70
COMMON/MIMA/ ID1(4,5), ID2(4,5), ID3(5),	DFU 80
+ AV(4,4), AC(4,4), B(5,4), V(5),	DFU 90
+ UI(1500), UR(1500), UITD, URTD, TIME(1500), TIMEI(1500)	DFU 100
COMMON/MIMT/ SATC(3), TT(3), THETA, TST(3), ALPHA(3), ASAT(3), CEJ(3)	DFU 110
+ CC(3), RB(2)	DFU 120
COMMON/MIMC/ R1, R2, R3, R4, E(4), CO	DFU 130
COMMON/MIME/ EU, EB, SL	DFU 140
COMMON/MIMTL/ Z0, TD, M, MS, MK, MI, MSI, MKI	DFU 150
C	DFU 160
W(1,1)=THETA*Y(1,2)	DFU 170
W(2,1)=THETA*Y(1,3)	DFU 180
DO 10 I=1,2	DFU 190
W(I,2)=EXP(W(I,1))	DFU 200
W(I,3)=SATC(I)*(W(I,2)-1.0)	DFU 210
W(I,4)=CEJ(I)+TST(I)*W(I,2)	DFU 220
10 CONTINUE	DFU 230
PT=T-TD	DFU 240
IF(PT.LT.0.0) GO TO 55	DFU 250
DO 50 I=MK,M	DFU 260
IMS=I	DFU 270
IF(TIME(I).GT.PT) GO TO 52	DFU 280
50 CONTINUE	DFU 290
52 MS=IMS-1	DFU 300
RATIO=(PT-TIME(MS))/(TIME(IMS)-TIME(MS))	DFU 310
URTD=RATIO*(UR(IMS)-UR(MS))+UR(MS)	DFU 320
C	DFU 330
--- THE INPUT VOLTAGE E(1) ---	DFU 340
C	DFU 350
55 IF(T.LE.0.05E-9) E(1)=EU	DFU 360
IF(T.GT.0.05E-9.AND.T.LT.0.2E-9) E(1)=EU-SL*(T-0.05E-9)	DFU 370
IF(T.GE.0.2E-9.AND.T.LE.0.45E-9) E(1)=EB	DFU 380
IF(T.GT.0.45E-9.AND.T.LT.0.6E-9) E(1)=EB+SL*(T-0.45E-9)	DFU 390
IF(T.GE.0.6E-9.AND.T.LE.0.85E-9) E(1)=EU	DFU 400
IF(T.GT.0.85E-9.AND.T.LT.1.E-9) E(1)=EU-SL*(T-0.85E-9)	DFU 410
IF(T.GE.1.E-9.AND.T.LE.1.25E-9) E(1)=EB	DFU 420
IF(T.GT.1.25E-9.AND.T.LT.1.4E-9) E(1)=EB+SL*(T-1.25E-9)	DFU 430
IF(T.GE.1.4E-9) E(1)=EU	DFU 440
DO 20 I=1,3	DFU 450
V(I)=E(I)	DFU 460
20 CONTINUE	DFU 470
V(4)=-URTD	DFU 480
DO 30 I=1,4	DFU 490
DY(I)=0.0	DFU 500
DO 30 J=1,4	DFU 510
DY(I)=DY(I)+AV(I,J)*V(J)+AC(I,J)*Y(1,J)	DFU 520
30 CONTINUE	DFU 530
DY(1)=DY(1)+ALPHA(1)*W(1,3)	DFU 540
DY(2)=DY(2)-W(1,3)	DFU 550
VL=-Y(1,1)-RB(1)*((1.-ALPHA(1))*W(1,3)+DY(1)+DY(2))-E(1)	DFU 560
CIZ=VL/R3+ALPHA(1)*W(1,3)-DY(1)	DFU 570
UI(MI)=VL-CIZ*Z0	DFU 580
C	DFU 590
DY(1)=DY(1)/CC(1)	DFU 600
DY(2)=DY(2)/W(1,4)	DFU 610
DY(3)=(DY(3)-W(2,3))/W(2,4)	DFU 620
DY(4)=(DY(4)+ALPHA(2)*W(2,3))/CC(2)	DFU 630
IF(IND.NE.1) RETURN	DFU 640
PW(1,1)=AC(1,1)/CC(1)	DFU 650
PW(1,2)=(AC(1,2)+ASAT(1)*THETA*W(1,2))/CC(1)	DFU 660
PW(1,3)=AC(1,3)/CC(1)	DFU 670
PW(1,4)=AC(1,4)/CC(1)	DFU 680
PW(2,1)=AC(2,1)/W(1,4)	DFU 690

PW(2,2)=(AC(2,2)-THETA*W(1,2)*(SATC(1)+TST(1)*DY(2)))/W(1,4)	DFU 740
PW(2,3)=AC(2,3)/W(1,4)	DFU 750
PW(2,4)=AC(2,4)/W(1,4)	DFU 760
PW(3,1)=AC(3,1)/W(2,4)	DFU 770
PW(3,2)=AC(3,2)/W(2,4)	DFU 780
PW(3,3)=(AC(3,3)-THETA*W(2,2)*(SATC(2)+TST(2)*DY(3)))/W(2,4)	DFU 790
PW(3,4)=AC(3,4)/W(2,4)	DFU 800
PW(4,1)=AC(4,1)/CC(2)	DFU 810
PW(4,2)=AC(4,2)/CC(2)	DFU 820
PW(4,3)=(AC(4,3)+ASAT(2)*THETA*W(2,2))/CC(2)	DFU 830
PW(4,4)=AC(4,4)/CC(2)	DFU 840
RETURN	DFU 850
END	DFU 860

```

SUBROUTINE DFUNO(Y, T, MZM, DY, PW, IND)
=====
THIS SUBROUTINE IS CALLED BY GEARS INTEGRATION SUBROUTINE
IT SUPPLIES THE VALUES OF THE DERIVATIVES (DY) THE JACOBIAN
(PW) FOR A POINT(Y,T) FOR THE OUTPUT CIRCUIT
FOR FURTHER DETAILS, SEE COMMENTS IN THE INTEGRATION SUBROUTINE

DIMENSION Y(8,3),DY(3),W(4),PW(MZM,MZM),WD(4)
COMMON/MIMA/ ID1(4,5), ID2(4,5), ID3(5),
             AV(4,4), AC(4,4), B(5,4), V(5),
             UI(1500), UR(1500), UITD,URTD,TIME(1500),TIMEI(1500)
COMMON/MIMT/ SATC(3),TT(3),THETA,TST(3),ALPHA(3),ASAT(3),CEJ(3)
             .CC(3),RB(2)
COMMON/MIMC/ R1,R2,R3,R4,E(4),CO
COMMON/MIMTL/ Z0,TD,M,MS,MK,MI,MSI,MKI
COMMON/MIMMD/ VD,SATD,TSD,TTD,CD

W(1)=THETA*Y(1,2)
W(2)=EXP(W(1))
W(3)=SATC(3)*(W(2)-1.0)
W(4)=CEJ(3)+TST(3)*W(2)
WD(1)=THETA*Y(1,3)
WD(2)=EXP(WD(1))
WD(3)=SATD*(WD(2)-1.0)
WD(4)=CD+TSD*WD(2)
PT=T-TD
IF(PT.LT.0.0) GO TO 30
DO 10 I=MKI,MI
IMS=I
IF(TIMEI(I).GT.PT) GO TO 20
CONTINUE
MSI=IMS-1
RATIO=(PT-TIMEI(MSI))/(TIMEI(IMS)-TIMEI(MSI))
UITD=UI(MSI)+RATIO*(UI(IMS)-UI(MSI))

V(1)=E(4)
V(2)=-UITD
V(3)=Y(1,1)
V(4)=Y(1,2)
V(5)=Y(1,3)
DY(1)=ALPHA(3)*W(3)
CIZ=W(3)-DY(1)
DY(2)=-CIZ
DY(3)=DY(1)-WD(3)
DO 40 I=1,3
DO 40 J=1,5
DY(I)=DY(I)+B(J,I)*V(J)
CONTINUE
VL=V(3)+V(4)+V(5)
CIZ=CIZ+DY(2)
UR(MD=VL-CIZ*Z0
DY(1)=DY(1)/CO
DY(2)=DY(2)/W(4)
DY(3)=DY(3)/WD(4)
IF(IND.NE.1) RETURN

PW(1,1)=B(3,1)/CO
PW(1,2)=(B(4,1)+ASAT(3)*THETA*W(2))/CO
PW(1,3)=B(5,1)/CO
PW(2,1)=B(3,2)/W(4)
PW(2,2)=(B(4,2)-THETA*W(2)*(SATC(3)-ASAT(3)+TST(3)*DY(2)))/W(4)
PW(2,3)=B(5,2)/W(4)
PW(3,1)=B(3,3)/WD(4)
PW(3,2)=(B(4,3)+ASAT(3)*THETA*W(2))/WD(4)
PW(3,3)=(B(5,3)-THETA*WD(2)*(SATD+TSD*D(Y(3)))/WD(4)
RETURN
END

```

SUBROUTINE DCAN(VE1,VE2,VE3,VC1,VC2,VO,UI,UR) DCA 10
=====

C C THIS SUBROUTINE EVALUATES THE STEADY STATE VALUES OF DCA 20
C VE1,VE2,VE3, VC1,VC2, VO, UI, UR. DCA 30
C C AN INITIAL GUESS FOR VE1, VE2 AND VE3 SHOULD BE SUPPLIED DCA 40
C ALL CIRCUIT AND MODEL PARAMETERS ARE ALSO SUPPLIED THROUGH DCA 50
C THE COMMON STATEMENTS DCA 60
C THEY ARE CIRCUIT PARAMETERS IN /MIMC/, TRANSISTOR PARAMETERS IN DCA 70
C /MIMT/, TRANS. LINE PARAMETERS IN /MIMTL/ AND DIODE PARAMETERS DCA 80
C IN /MIMD/ DCA 90
C C----- DCA 100
C DIMENSION TX(2),EX(2),G(2,2),GINV(2,2),DX(2) DCA 110
C COMMON/MIMT/ SATC(3),TT(3),THETA,TST(3),ALPHA(3),ASAT(3),CEJ(3) DCA 120
+ ,CC(3),RB(2) DCA 130
C COMMON/MIMC/ R1,R2,R3,R4,E(4),CO DCA 140
C COMMON/MIMTL/ Z0,TD,M,MS,MK,MI,MSI,MKI DCA 150
C COMMON/MIMD/ VD,SATD,TSD,TTD,CD DCA 160
C C STEADY STATE SOLUTION FOR INPUT DCA 170
C C B1=SATC(1)*R1 DCA 180
B2=SATC(2)*R1 DCA 190
A1=B1+(1.-ALPHA(1))*SATC(1)*RB(1) DCA 200
A2=B2+(1.-ALPHA(2))*SATC(2)*RB(2) DCA 210
NIT=0 DCA 220
10 TX(1)=THETA*VE1 DCA 230
TX(2)=THETA*VE2 DCA 240
DO 20 I=1,2 DCA 250
EX(I)=EXP(TX(I)) DCA 260
20 CONTINUE DCA 270
F1=A1*(EX(1)-1.)+B2*(EX(2)-1.)+VE1+E(2)+E(1) DCA 280
F2=A2*(EX(2)-1.)+B1*(EX(1)-1.)+VE2+E(2)+E(3) DCA 290
G(1,1)=A1*THETA*EX(1)+1.0 DCA 300
G(1,2)=B2*THETA*EX(2) DCA 310
G(2,1)=B1*THETA*EX(1) DCA 320
G(2,2)=A2*THETA*EX(2)+1.0 DCA 330
DET=G(1,1)*G(2,2)-G(1,2)*G(2,1) DCA 340
GINV(1,1)=G(2,2)/DET DCA 350
GINV(2,1)=-G(2,1)/DET DCA 360
GINV(1,2)=-G(1,2)/DET DCA 370
GINV(2,2)=G(1,1)/DET DCA 380
DO 30 I=1,2 DCA 390
DX(I)=-GINV(I,1)*F1-GINV(I,2)*F2 DCA 400
30 CONTINUE DCA 410
VE1=VE1+DX(1) DCA 420
VE2=VE2+DX(2) DCA 430
NIT=NIT+1 DCA 440
IF(NIT.GT.1000) GO TO 90 DCA 450
IF(ABS(DX(1)).GT.1.E-10.OR.ABS(DX(2)).GT.1.E-10) GO TO 10 DCA 460
GO TO 100 DCA 470
90 WRITE(6,300) DCA 480
CALL EXIT DCA 490
100 CONTINUE DCA 500
CE1=SATC(1)*(EXP(THETA*VE1)-1.0) DCA 510
CC1=ALPHA(1)*CE1 DCA 520
CE2=SATC(2)*(EXP(THETA*VE2)-1.0) DCA 530
CC2=ALPHA(2)*CE2 DCA 540
VC2=R2*CC2-E(3)-RB(2)*(CE2-CC2) DCA 550
C C STEADY STATE SOLUTION FOR OUTPUT DCA 560
C A=R4+R3*(1.-ALPHA(3)) DCA 570
B=R3*CC1+E(4) DCA 580
NIT=0 DCA 590
CT=SATC(3)/SATD DCA 600
Y=VE3 DCA 610
40 EY=EXP(THETA*Y) DCA 620
CE3=SATC(3)*(EY-1.0) DCA 630
VD= ALOG(CT*(EY-1.0)+1.0)/THETA DCA 640
DCA 650
DCA 660
DCA 670
DCA 680
DCA 690
DCA 700
DCA 710
DCA 720
DCA 730

DY=-(A*CE3+B+Y+VD)/(A*THETA*EY*SATC(3)+1.+CT*(EY*EXP(-THETA*VD)))	DCA 740
Y=Y+DY	DCA 750
NIT=NIT+1	DCA 760
IF(NIT.GT.1000) GO TO 190	DCA 770
IF(ABS(DY).GT.1.E-10) GO TO 40	DCA 780
GO TO 200	DCA 790
190 WRITE(6,400)	DCA 800
CALL EXIT	DCA 810
200 CONTINUE	DCA 820
EY=EXP(THETA*Y)	DCA 830
VE3=Y	DCA 840
CE3=SATC(3)*(EY-1.)	DCA 850
C	DCA 860
C CALCULATION OF VC1, VC2, VO, UI, AND UR	DCA 870
C	DCA 880
VD=ALOG(CT*(EY-1.)+1.)/THETA	DCA 890
VO=R4*CE3+E(4)	DCA 900
VR=Y+VD+VO	DCA 910
VI=VR	DCA 920
DELTA=Z0*(1.-ALPHA(3))*CE3	DCA 930
UI=VI+DELTA	DCA 940
UR=VR-DELTA	DCA 950
VC1=-(1.-ALPHA(1))*RB(1)*CE1-E(1)-VI	DCA 960
300 FORMAT(//,5X,*DC SOLUTION ONE WAS NOT OBTAINED*)	DCA 970
400 FORMAT(//,5X,*DC SOLUTION TWO WAS NOT OBTAINED*)	DCA 980
RETURN	DCA 990
END	DCA 1000

SOC-192

STATE EQUATION ANALYSIS AND COMPUTER PROGRAM FOR A CURRENT SWITCH
EMITTER FOLLOWER

H.L. Abdel-Malek and J.W. Bandler

April 1978, No. of Pages: 31

Revised:

Key Words: Nonlinear circuit analysis, state equation formulation,
integraton methods

Abstract: The analysis of a current switch emitter follower (CSEF) circuit originally given by Ho is described. State equations in conjunction with Gear's integration method are used to obtain the output response.

Description: Contains Fortran listing, user's manual.
The listing contains 586 cards, of which 235 are comment cards.

Related Work: SOC-182, SOC-184, SOC-185.

Price: \$15.00.

