INTERNAL REPORTS IN SIMULATION, OPTIMIZATION AND CONTROL

No. SOC-251

POSTPRODUCTION PARAMETER IDENTIFICATION AND TUNING OF ANALOG CIRCUITS

J.W. Bandler and R.M. Biernacki

June 1980

FACULTY OF ENGINEERING MCMASTER UNIVERSITY HAMILTON, ONTARIO, CANADA





1980 European Conference on Circuit Theory and Design, Warsaw, Poland, September 1980

Technical University of Warsaw

POSTPRODUCTION PARAMETER IDENTIFICATION AND TUNING OF ANALOG CIRCUITS

齏

Invited Paper

ABSTRACT

This paper discusses some topics related to postproduction tuning and repairing of analog electrical circuits. Suitable design techniques are reviewed and a general formulation of the tuning problem is given. Appropriate testing conditions are discussed. Recent developments in the field of postproduction tuning and fault analysis are reviewed.

1. INTRODUCTION

Postproduction tuning has been known and used for many years as an effective way of improving the performance or at least to meet the required specifications of electrical, especially electronic, devices. If, for example, the number of components is small enough tuning can usually be carried out experimentally. It is simply done by changing very few tunable parameters, trying to achieve desired input - output characteristics, which are simultaneously observed. This process, which can be said to be a manperformed on line optimization, has the advantage that the device performance is directly optimized without accounting for the actual state of the components. Also, the optimizer can take advantage of his understanding of the particular circuit behaviour, so he can easily decide whether the circuit is tunable or not. Moreover, based on his knowledge and experience he is able to identify faulty components and then replace them. This approach, however, can hardly be used when many parameters are to be tuned and becomes almost impossible with increasing complexity of electronic devices.

In this paper we discuss different formulations, approaches and some methods of design and fault analysis in the context of the aforementioned postproduction tuning and repairing problems. In Section 2 a short review of suitable design formulations such as design centering, optimal tolerance

assignment, manufacturing yield and tuning is given. Then, in Section 3, we discuss objectives of testing as well as particular testing conditions relevant to electronic circuits. Also, recent developments in fault analysis are briefly discussed. Finally, Section 4 presents a general formulation of the postproduction tuning problem and some efficient algorithms.

2. DESIGN - A SHORT REVIEW

The advent of computers has brought powerful new tools for designers and manufacturers. Fast computer analyses enabled designers to simulate the circuit model, while the design itself and the design adjustment was still performed in a more or less traditional way according to the designer's experience. Simultaneously, programs for circuit syntheses became available. Later, approaches based on optimization techniques have been developed (e.g., [1-3]). The goal of optimization is to find the nominal vector

$$\phi_{2}^{0} \stackrel{\Delta}{=} \left[\phi_{1}^{0} \phi_{2}^{0} \cdots \phi_{p}^{0}\right]^{\mathrm{T}}$$
(1)

of the circuit parameters $\phi_1, \phi_2, \dots, \phi_p$, so that the response best meets the specifications. The network topology as well as types of components are usually assumed. Thus, the design adjustment within a fixed network topology can be done automatically. Next, more realistic approaches taking manufacturing tolerances into account have been developed. <u>Tolerance assignment</u> and more general <u>design centering</u> together with <u>optimal</u> <u>tolerance assignment</u> have been established and worked out [4 - 13]. Both deterministic and statistical approaches are used. Tolerance assignment should provide the tolerance vector

$$\sum_{n=1}^{\varepsilon} \sum_{j=1}^{\varepsilon} \left[\varepsilon_{1} \ \varepsilon_{2} \ \cdots \ \varepsilon_{p} \right]^{T}$$
(2)

such that any outcome of the manufacturing process with actual parameter values

$$\phi = \phi^{0} + E \mu, \qquad (3)$$

where $\underline{E} \stackrel{\Delta}{=} \operatorname{diag}(\underline{\epsilon})$ and $\underline{\mu} \stackrel{\Delta}{=} [\mu_1 \ \mu_2 \ \dots \ \mu_p]^T$ represents the random effect of the process, $\underline{\mu} \in R_{\mu}$, satisfies the required specification. For the sake of simplicity as well as the implication of statistically independent design parameters, R_{μ} is usually considered as

 $R_{\mu} = \{ \mu \mid -1 \leq \mu_{i} \leq 1, i = 1, 2, ..., p \}.$ (4)

Various interpretations of the tolerance assignment problem are associated

with either worst-case, i.e., with 100% yield, or less than 100% yield designs. The manufacturing yield is simply defined by

(5)

where M is the total number of outcomes and N is the number of outcomes which satisfy the specification. Obviously, tolerances should be assigned to be as large as possible.

Design centering with optimal tolerance assignment optimizes the nominal design \oint^0 in order not only to meet the specifications but also to obtain the largest tolerances. The objective function to be minimized represents the manufacturing cost which, in general, is higher for tight tolerances and smaller for larger ones or the cost-yield relation where the larger tolerances, smaller yield, higher cost model is used. However, most of these approaches are based on a throw-away model of the manufacturing cost.

The use of computers and recent developments in technology have enabled manufacturers to produce devices of very high complexity. Mass production of integrated circuits reduced the manufacturing cost substantially, so the throw-away approach became economically proper even in the case of low yield. Because of this the role of tuning should not be overestimated. However, for certain devices, e.g., active filters, with narrow performance specifications, tuning is still either necessary or highly desirable. Moreover, for the production where this process is not used presently it may substantially reduce the manufacturing cost in the future. Of course, it depends on the cost of tuning itself and its availability.

The problem of design centering with optimal tolerance assignment taking postproduction tuning availability into account was initiated by Bandler et al. [14]. An outcome of the manufacturing process after tuning can be described by

$$\phi = \phi^{0} + E \mu + T \rho, \qquad (6)$$

where $\underline{T} \stackrel{A}{=} \operatorname{diag}(t_1 t_2 \dots t_p)$ assigns tuning ranges and $\underline{\rho} \stackrel{A}{=} [\rho_1 \rho_2 \dots \rho_p]^T$ is a scaling vector representing the actual amount of tuning. Tuning ranges (absolute or relative) may be specified or may be optimized. Usually some of them are optimized while the other ones are specified (at least those which correspond to untunable parameters) and the tuning matrix can be expressed as

$$T = diag(t_1 t_2 \dots t_k 0 \dots 0).$$
(7)

For any fixed μ the tuning region is defined by [14]

$$R_{t}(\mu) \stackrel{\Delta}{=} \{ \phi \mid \phi = \phi^{0} + E \mu + T\rho, \rho \in R_{\rho} \}.$$
(8)

R may be defined, in general, as 🔹

$$\mathbb{R}_{\rho} \stackrel{\Delta}{=} \{ \rho \mid a_{i} \leq \rho_{i} \leq b_{i}, -1 \leq a_{i} \leq 0, 0 \leq b_{i} \leq 1 \},$$
(9)

where $a_i = 0$ or $b_i = 0$ corresponds to one-way tuning. A suitable term representing the cost of tuning which, in general, is higher for larger tuning ranges and when more parameters are tunable is added to the objective function.

Design specifications are mathematically expressed as constraint functions $g_i(\phi)$, i = 1, 2, ..., m_c such that the feasible (constraint) region is given by

$$R_{c} \stackrel{\Delta}{=} \{ \phi \mid g(\phi) \geq 0 \}.$$
(10)

The worst-case solution of the design centering, tolerancing and tuning problem must satisfy the expression

$$\begin{array}{c}
\Psi \mu \in \mathbb{R}_{\mu} \xrightarrow{1} \rho \in \mathbb{R}_{\rho} \text{ such that } \phi = \phi^{0} + \mathbb{E} \mu + \mathbb{T} \rho \in \mathbb{R}_{c}, \quad (11) \\
\widetilde{} & \widetilde{} \end{array}$$

which means that for all $\mu \in R_{\mu}$ the intersection of $R_t(\mu)$ and R_c is nonempty. In the case of cost-yield optimization the notion of the potential yield can be defined by [15]

$$Y_{p} \stackrel{\Delta}{=} N_{p}/M,$$
 (12)

where N is the number of outcomes which meet the specifications, after tuning if necessary.

Because of (10) where ϕ is given by (3) the nonlinear programming formulation of the optimal design centering and tolerancing problem involves an infinite number of constraints. However, selecting or assuming [12,13] worst-case candidates over the tolerance region (under the assumption of one-dimensional convexity of R_c the vertices of the tolerance region can be considered [6]) the number of constraints can be made finite. In contrast, the optimal design centering, tolerancing and tuning problem has the constraints described by (11), whose form is not suitable for algorithmic computation. Bandler and Abdel-Malek [15] and also Polak and Sangiovanni-Vincentelli [16] proposed essentially the same approach to convert the design centering, tolerancing and tuning problem to an equivalent tolerance problem. Here,

$$R_{c} = \{ \phi \mid \max \min g_{i}(\phi + T_{\rho}) \ge 0 \}$$
(13)
$$\rho \in R_{i}$$

with ϕ given by (3) is the tunable constraint region replacing the constraint region (10) for the ordinary design centering and tolerancing

problem. The functional form of the constraints (13), however, is not as easy in implemention. Polak [17] showed that the problem can be solved by solving a sequence of ordinary differentiable constrained optimization problems and proposed what he considered to be an implementable algorithm for the general nonconvex case.

3. TESTING

After a circuit is manufactured one can examine whether the performance specifications are satisfied or not. If they are not then the choice of tuning, replacing of some components, if possible, or throwing away arises. This has to be done based on measurement tests appropriately chosen for the particular circuit [18-42]. Testing itself is most commonly referred to as <u>fault analysis</u> or <u>fault diagnosis</u>. The problems which fall into the field of fault diagnosis can be, in general, classified as either <u>fault location</u> or <u>parameter identification</u>. The first group corresponds to the situation where we want to locate an element or a number of elements which are faulty. By a fault we mean, in general, any large change in the value of an element w.r.t. its nominal which can cause the failure of the whole circuit. Two kinds of faults can be distinguished:

- (a) <u>soft faults</u>, when the element is working properly but its value is far enough from assigned tolerances, and
- (b) <u>catastrophic faults</u>, when the element fails its function, typically creating an open circuit or short circuit.

Parameter identification is the process of finding the actual values of circuit parameters, usually its components. Dependent on a particular problem we may be interested in <u>identification of selected parameters</u> assuming all the other parameters as known or in <u>identification of all</u> <u>parameters</u> where only circuit topology and model description are known. The first situation appears, for instance, when the circuit under test is measured through a known environment. Another example is <u>fault evaluation</u> when, after locating the faulty elements, we want to know their actual values.

It is seen that fault location and parameter identification cannot be completely separated from each other. For example, one of the possible approaches to fault location makes use of the identification of all component values [18-28]. Then we can easily decide which elements are faulty. Also, the fault evaluation is done simultaneously. This approach

could be suitable for soft fault location, however, it has some disadvantages which will be stated later.

The solvability of the parameter identification problem was first considered by Berkowitz [18]. He introduced the concept of accessible (and partly accessible) terminals where voltages and/or currents (or only voltages) can be applied and/or measured. In fact, testing conditions differ from one circuit to another and strongly depend on technology. From the theoretical as well as practical point of view there is almost no difference as to which kind of excitation is applied. Morever, the use of nonideal sources does not pose any difficulty because the source resistance can easily be treated as an additional element of the circuit. Therefore, the only serious limitation in exciting the circuit is nonaccessibility to some of its terminals. On the other hand, the kind of measurements which can be taken is usually more limited. If the circuit is not assembled and terminals of all elements are accessible then, in general, both kinds of measurements are available, and so the parameter identification can easily be done. However, if the circuit is assembled and no existing connection can be broken then current measurements are difficult to take. Although there exist quite sophisticated measurement techniques of so-called element - isolation which enable us to measure component values, one by one, without breaking the existing paths (in fact, this is a kind of current measurement) this is a very time-consuming process since, for every component, an adjustment of the applied excitation is required. Moreover, terminals of all measured components have to be accessible. Therefore, the use of current measurements is limited. It can be assumed that only excitation currents and currents in external short-circuits (shorts between two accessible terminals) are available to the measurement process. The use of voltage measurements is limited only by accessibility of terminals.

The test conditions include also the shape of excitation signals used and the state of the circuit under test. The easiest and most practical approach makes use of sinusoidal steady state measurements for dynamic circuits and d.c. measurements for memoryless circuits. This is also satisfactory from the theoretical point of view. The single-frequency testing can provide the values of passive admittances and control coefficients of control sources. Repeating the identification at different frequencies enables one to identify the component values provided that there is a unique dependence of them on the frequency response (as for canonical structures). In fact, the number of frequency points required is

not greater than the number of dynamic elements. On the other hand, the transient behaviour of a linear, time-invariant circuit is uniquely determined by its frequency response, so the single-frequency testing, repeated at different frequencies if necessary, supplies full information about the circuit. Therefore, unlike digital testing, the approach based on synthesizing an appropriate stimulus and measuring the response seems to be not only more but also unnecessarily complicated.

An excellent and exhaustive review of fault diagnosis methods for analog circuits was given by Duhamel and Rault [23]. Thus, in this paper we shall concentrate on problems related to postproduction tuning and more recent developments in fault analysis.

A brute-force approach to the parameter identification problem could make use of an optimization algorithm in a manner similar to design optimization. This would incorporate external parameters measured, e.g., frequency response, as specifications to be met exactly. However, the results of such an optimization are meaningless unless the solution is unique at least for a set of "reasonable" parameter values, e.g., positive passive element values, most components having values close to nominals, etc.

The question of uniqueness can be formulated as <u>diagnosability</u> of a system described by the equation

$$y = F(u, \phi), \qquad (14)$$

where \underline{y} is the vector of parameters measured when the excitation vector \underline{y} is applied. The system is diagnosable if the equation (14) can uniquely be solved for $\underline{\phi}$. Although the problem of diagnosability is still open for the general case of nonlinear dynamic circuits, however, valuable results for linear circuits [18-28] and for nonlinear resistive circuits [27] have been obtained. The notion of diagnosability in a generic sense (or local diagnosability) [23,27] has been found to be useful in order to relax the strict uniqueness required for global diagnosability.

In the case of linear circuits a description which does not depend on a particular input is available, i.e.,

$$m = f(\phi), \qquad (15)$$

where \underline{m} may be a vector of trans-admittances, trans-impedances, etc., in particular, at a single frequency. Dependent on a particular choice of measured parameters \underline{m} and parameters $\underline{\phi}$ to be identified, the same circuit may be or may not be diagnosable. It has been shown [18,22-26] that if all

component values are to be identified and all nodes of a linear circuit are accessible then the circuit is diagnosable. For the case when some terminals are not accessible, Navid and Willson [23] formulated sufficient conditions for the solution of the equations (15) to uniquely exist. Trans-admittances corresponding to all accessible and partly accessible terminals, expressed in symbolic form, are used to form the nonlinear algebraic equations (15). When all terminals are accessible the solution can be found by means of linear equations [22, 24-26], which is much simpler. Also, not all the available transfer functions have to be used, and so the number of tests required can be smaller [28].

Å

Unfortunately, for the identification of all component values most terminals have to be accessible. In practice, test points which are available to the measurement process often form only a small set of all terminals. Such circuits can be diagnosable if only some component values are to be identified whereas the other ones are known or assumed. This, in turn, leads to the problem of selected parameter identification.

As was mentioned, fault location can be performed by means of any method which identifies all component values and then comparing the actual and nominal values. This approach, however, requires an extraordinary number of measurements and can hardly be used in the case of catastrophic faults. Usually, one looks for a few faults assuming that all other elements are within the prescribed tolerances.

Catastrophic faults are often located by comparing actual responses with a fault dictionary [23,29-31] which is constructed by simulating typical faults on a computer. This approach, however, is almost impossible in the case of soft faults. Recently, there has been a number of contributions [32-42] dealing with the soft fault location under limited measurements. It has been shown [40-42] that in order to locate k simultaneous faults k+1 measurement ports have to be accessible. These methods are based on checking consistency of certain equations. However, the consistency can be achieved only if all nonfaulty elements have exactly nominal values, which is somehow unrealistic.

4. TUNING

There are two conceptually different approaches to postproduction tuning. The first one follows the traditional on-line optimization process where the output charcteristics are measured directly. The performance

specifications are checked and, if necessary, the circuit is tuned. An example of this approach is tuning of active filters, where separate elements (usually resistors) are mostly responsible for different performance parameters like center frequency, Q-factor, gain, etc. Which elements to use for the adjustment of each parameter and their best sequence are known from the design. Because the circuit under tuning has to be assembled and in operation this process is called functional tuning. One of the advantages of this approach is that the influence of parasitic effects on performance parameters are automatically taken into account and tuned out [43]. Also, component values need not be identified. Natural generalization of this approach could incorporate an optimization algorithm with the circuit itself substituting for the function evaluation in every According to the results obtained from every iteration the iteration. tuning elements could be adjusted and again the performance parameters This approach, however, could suffer from the lack of measured. Furthermore, the method is a slow process sensitivity information. involving a great number of iterations and becomes almost impossible to use in the case of irreversible tuning, e.g., laser-beam trimming, because of That is why so-called the nature of any optimization process. deterministic tuning is preferred over functional tuning.

In deterministic tuning, the circuit is not in operation and may not be assembled yet. Based on measurements the component values are determined and then the required tuning amounts are computed in a process of <u>tuning assignment</u>. In principle, once tuning amounts are computed the tuning procedure is carried out in one step. Tuning assignment can be performed as an off-line optimization where an appropriate model of the circuit has to be used. Obviously, parasitic effects should be taken into account since the tuned circuit is expected to function as accurately as the functionally tuned circuit [43].

In general, the tuning assignment problem can be formulated as follows [49]. Based on any method of parameter identification the actual circuit parameter values ϕ_1^a , ϕ_2^a , ..., ϕ_p^a are found. The tunable elements $\phi_t \stackrel{\Delta}{=} [\phi_1 \phi_2 \cdots \phi_k]^T$ (16)

are the only variables in the problem, so the remaining parameters

$$\Phi_{r} \stackrel{\Delta}{=} \left[\Phi_{k+1} \Phi_{k+2} \cdots \Phi_{p} \right]^{T}$$
(17)

have to be kept at their actual values, i.e., $\oint_{r} = \oint_{r}^{a}$, which, obviously, can be different from the nominals. Thus, the constraint (or error)

functions representing required specifications can now be expressed as

$$g_{a}(\phi_{t}) \stackrel{\Delta}{=} g(\phi) | \qquad (18)$$

$$\phi_{r} = \phi_{r}^{a}$$

and the constraint region for the problem is defined by

$$R_{ct} \stackrel{\Delta}{=} R_{c}(\phi_{r}) \stackrel{\Delta}{=} \{\phi_{t} \mid g_{a}(\phi_{t}) \geq 0\}.$$
(19)

The objective of the tuning assignment problem is to find an appropriate k-vector ρ_{t} such that

$$\phi_{zt}^{a} + T_{zt} \phi_{zt} \in R_{ct}, \qquad (20)$$

where \underline{T}_t is k x k submatrix of \underline{T} . The optimization can be performed in a least squares, least pth or minimax sense. For instance, the <u>minimax</u> tuning assignment problem can be formulated as

minimize max
$$\left(-g_{a}^{i}(\phi_{t}^{a} + T_{t}\rho_{t})\right)$$
 (21)
 ρ_{t}^{ρ} i

subject to

$$a \leq \rho_t \leq b$$
, (22)

where the linear constraints (22) represent limits on tuning. If, after optimization, the resulting function value (21) is greater than zero it means that the circuit is not tunable. If the value is less than zero then the resulting vector ρ_t gives the tuning amounts to be carried out. In fact, the tuning assignment problem is quite similar to the design problem with only the tunable elements taken into account. Therefore, it may be simpler because of lower dimensionality.

The above approach assumes accurate parameter identification and exact tuning. However, that both are practically unrealistic should be reflected in tuning assignment. Inaccurate tuning can be formulated as a tuning tolerance problem. Starting from the point \oint_{t}^{a} appropriate nominal settings \oint_{t}^{0} have to be found such that the whole tuning tolerance region is placed within the constraint region (19). Usually, the tolerances on tuning, absolute or relative, are prescribed since the accuracy of tuning devices is often known. Therefore, if the candidates for worst-case tuning can be selected, e.g., vertices of the tuning tolerance region, then the above minimax formulation extended over all worst-case candidates can be used. This approach has the disadvantage that the most likely of all the tunable elements will be assigned to be tuned, although a satisfactory or even better solution can often be obtained when only a subset of them is used. Thus, unnecessary tuning should be penalized.

For better centering of the tuning assignment as well as to maximize

tolerances on tuning, design centering approaches [49] can be incorporated. This would be unnecessary if the accuracy of the tuning devices were known, however, this could allow us to relax the accuracy of the component value identification. Inaccurate identification shows up in two ways corresponding to both tunable and untunable parts of the parameter vector ϕ , namely ϕ_t and ϕ_r . Because of inaccurate measurements the actual value ϕ^a can be any point of a certain region R^a. Let

$$R_{t}^{a} \stackrel{\Delta}{=} \{\phi_{t} \mid \phi \in R^{a}\}, \qquad (23)$$

$$R_{r}^{a} \stackrel{\Delta}{=} \{ \phi_{r} \mid \phi \in R^{a} \}.$$
 (24)

The tuning assignment problem consists of finding the appropriate vector ρ_{t}^{U} such that the whole region R_{t}^{a} would be placed within the constraint region. However, the constraint region itself will be, in general, narrower than that of (19). In general, taking the worst-case situation into account, it can now be defined as

where $R_c(\phi_r)$ is given by (19). In practice, finding the constraint region (25) may be extremely difficult, and so some approximation methods might be useful.

Less general yet more efficient methods of deterministic tuning have been proposed [43-52]. Traditionally, the tuning assignment problem was formulated as a solution of nonlinear equations representing zero deviation of transfer function coefficients. More precisely, the coefficients z_1 , z_2 , ..., z_n are expressed in the symbolic form as functions of the parameters ϕ , i.e., $z = f(\phi)$ and then the equations

$$\Delta z \stackrel{\Delta}{=} \int_{-\infty}^{\infty} (\phi_{t}^{a} + \Delta \phi_{t}, \phi_{r}^{a}) - f(\phi_{t}^{0}, \phi_{r}^{0}) = 0$$
(26)

are solved for $\Delta \phi_t$. However, the problem may have no solution. A good extension of this approach was proposed by Lopresti [48]. He linearized the equation (26) using semirelative sensitivities S^f_{ϕ} and then formulated the problem in terms of quadratic control theory. The state equation considered has the form

$$x_{\mu+1} = x_{\mu} + h_{\mu} u_{\mu}, \qquad \mu = 1, 2, ..., k$$
 (27)

$$x_{1} = \sum_{r=0}^{f} \phi_{r} \phi_{r}, \qquad (28)$$

where

$$n_{\ell} = (\partial_{\ell} f/\partial \phi_{\ell}) \phi_{\ell}, \qquad \ell = 1, 2, \dots, k$$
(29)

and controls $u_{\ell} \stackrel{\Delta}{=} d\phi_{\ell} / \phi_{\ell}$ represent tuning amounts to be assigned. The

final deviation x_{k+1} is minimized in a weighted least squares sense in order to obtain optimal controls u_{ℓ} . Moreover, excessive amounts of tuning are penalized.

The above method is fairly efficient since there are explicit formulas to calculate optimal controls. Furthermore, since the process is sequential, inaccurate tuning can easily be treated by measuring elements after trimming and then reoptimizing the remaining controls. However, it seems to be a disadvantage of this approach that the optimization deals with the coefficients of the transfer function instead of actual specifications. It might happen that the transfer function would be very sensitive w.r.t. some coefficients. To remedy this appropriate weighting factors may be used, but ill-conditioning can appear.

Another interesting approach to tuning assignment was proposed by Alajajian, Trick and El-Masry [50-52]. Using Tellegen's theorem they formulate equations of the form

$$\sum_{\ell=1}^{k} (V_{\ell}^{i} + \Delta V_{\ell}^{i}) \hat{V}_{\ell}^{i} \Delta G_{\ell} - c \overline{V}_{out}^{i} = -V_{out}^{i}, \qquad (30)$$

where i = 1,2, ..., n correspond to different frequency points, V_{l} and V_{l} , l = 1,2, ..., k are the voltages in the original circuit before tuning and its adjoint, respectively, across the all tunable elements, V_{out} is the actual output voltage, \bar{V}_{out} is the desired output voltage and $V_{l} + \Delta V_{l}$ are the voltages after tuning. The latter can be approximated as

 $V_{\underline{\ell}} + \Delta V_{\underline{\ell}} \simeq \overline{V}_{\underline{\ell}}, \quad \underline{\ell} = 1, 2, ..., k,$ (31) where $\overline{V}_{\underline{\ell}}$ are desired voltages of the nominal design. Thus, the required amounts of tuning $\Delta G_{\underline{\ell}}, \ \underline{\ell} = 1, 2, ..., k$ can be simply obtained by solving the system of linear equations. The method is very fast and, though there is no proof, it shows excellent convergence.

This algorithm is efficient because it forces not only the output response but also some internal voltages to meet desired values. However, the amounts of tuning are out of control and there is nothing that one can do if they are unreasonably high. In fact, as was mentioned, it may be better to achieve a different response from the original design, especially in the case of limited tuning ranges.

5. CONCLUSIONS

This paper has considered a variety of topics related to

postproduction parameter identification and tuning of analog circuits. Advantages and disadvantages of different approaches have been stated, indicating possible extensions and future work. The state of the art is felt not to be particuarly advanced from the point of view of the practical requirement of rapid and unambiguous identification and tuning of large systems.

6. REFERENCES

- [1] J.W. Bandler, "Optimization methods for computer-aided design" <u>IEEE</u> <u>Trans. Microwave Theory and Techniques</u>, vol. MTT-17, 1969, pp. 533-552.
- [2] D.A. Calahan, <u>Computer-Aided Network Design</u> (Revised Edition), McGraw-Hill, New York, 1972.
- [3] J.W. Bandler and M.R.M. Rizk, "Optimization of electrical circuits", <u>Mathematical Programming Study on Engineering Optimization</u>, vol. 11, 1979, pp. 1-64.
- [4] K. Geher, <u>Theory of Network Tolerances</u>, Akademiai Kiado, Budapest, Hungary, 1971.
- [5] J.F. Pinel and K.A. Roberts, "Tolerance assignment in linear networks using nonlinear programming", <u>IEEE Trans. Circuit Theory</u>, vol. CT-19, 1972, pp. 475-479.
- [6] J.W. Bandler, "Optimization of design tolerances using nonlinear programming", <u>J. Optimization Theory and Applications</u>, vol. 14, 1974, pp. 99-114.
- [7] J.W. Bandler and P.C. Liu, "Automated network design with optimal tolerances", <u>IEEE Trans. Circuits and Systems</u>, vol. CAS-21, 1974, pp. 219-222.
- [8] B.J. Karafin, "The general component tolerance assignment problem in electrical networks", Ph.D. Thesis, University of Pennsylvania, Philadelphia, PA, 1974.
- [9] N.J. Elias, "New statistical methods for assigning device tolerances", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (Newton, MA, 1975), pp. 329-332.
- [10] S.W. Director and G.D. Hachtel, "The simplicial approximation approach to design centering", <u>IEEE Trans. Circuits and Systems</u>, vol. CAS-24, 1977, pp. 363-372.
- [11] K. Madsen and H. Schjaer-Jacobsen, "New algorithms for worst case tolerance optimization", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (New York, NY, 1978), pp. 681-685.
- [12] H. Schjaer-Jacobsen and K. Madsen, "Algorithms for worst-case tolerance optimization", IEEE Trans. Circuits and Systems, vol.

CAS-26, 1979, pp. 775-783.

- [13] H. Tromp, "Generalized worst case design, with applications to microwave networks", Doctoral Thesis (in Dutch), University of Gent, Gent, Belgium, 1978.
- [14] J.W. Bandler, P.C. Liu and H. Tromp, "A nonlinear programming approach to optimal design centering, tolerancing and tuning", <u>IEEE Trans.</u> Circuits and Systems, vol. CAS-23, 1976, pp. 155-165.
- [15] J.W. Bandler and H.L. Abdel-Malek, "Advances in the mathematical programming approach to design centering, tolerancing and tuning", <u>Proc. Joint Automatic Control Conf.</u> (Philadelphia, PA, 1978), pp. 329-344.
- [16] E. Polak and A. Sangiovanni-Vincentelli, "Theoretical and computational aspects of the optimal design centering, tolerancing and tuning problem", <u>IEEE Trans. Circuits and Systems</u>, vol. CAS-26, 1979, pp. 795-813.
- [17] E. Polak, "An implementable algorithm for the optimal design centering, tolerancing and tuning problem" Memo. #M79/33, ERL, University of California, Berkeley, May 1979.
- [18] R.S. Berkowitz, "Conditions for network-element-value solvability", IRE Trans. Circuit Theory, vol. CT-9, 1962, pp. 24-29.
- [19] R. Saeks, S.P. Singh and R.W. Liu, "Fault isolation via component simulation", <u>IEEE Trans. Circuit Theory</u>, vol. CT-19, 1972, pp. 634-640.
- [20] N. Sen and R. Saeks, "A measure of testability and its application to test point selection - theory", <u>Proc. 20th Midwest Symp. Circuits and</u> Systems (Lubbock, TX, 1977), pp. 576-583.
- [21] W. Mayeda and G. Peponides, "Determination of component values in passive networks under limited measurements", <u>Proc. 12th Asilomar</u> <u>Conf. Circuits, Systems and Computers</u>, Western Periodicals, North Hollywood, Nov. 1978, pp. 761-764.
- [22] T.N. Trick and A.A. Sakla, "A new algorithm for the fault analysis and tuning of analog circuits", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (New York, NY, 1978), pp. 156-160.
- [23] Special Issue on Automatic Analog Fault Diagnosis (S.D. Bedrosian, Ed.), IEEE Trans. Circuits and Systems, vol. CAS-26, July 1979.
- [24] A.A. Sakla, "Fault analysis in analog circuits", Ph.D. Thesis, University of Illinois, Urbana-Champaign, IL, 1979.
- [25] F.M. El-Turky and J. Vlach, "Calculation of element values from node voltage measurements", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (Houston, TX, 1980), pp. 170-172.
- [26] R.M. Biernacki and J.W. Bandler, "Postproduction parameter identification of analog circuits", Proc. IEEE Int. Symp. Circuits and Systems (Houston, TX, 1980), pp. 1082-1086.

- [27] V. Visvanathan and A. Sangiovanni-Vincentelli, "Fault diagnosis of nonlinear memoryless systems", <u>Proc. IEEE Int. Symp. Circuits and</u> Systems (Houston, TX, 1980), pp. 1087-1091.
- [28] R.M. Biernacki and J. Starzyk, "Sufficient test conditions for parameter identification of analog circuits based on voltage measurements", <u>Proc. European Conf. Circuit Theory and Design</u> (Warsaw, Poland, 1980).
- [29] S. Seshu and R. Waxman, "Fault isolation in conventional linear systems - a feasibility study", <u>IEEE Trans. Reliability</u>, vol. R-15, 1966, pp. 11-16.
- [30] H. Sriyananda, D.R. Towill and J.H. Williams, "Voting techniques for fault diagnosis from frequency-domain test-data", <u>IEEE Trans.</u> Reliability, vol. R-24, 1975, pp. 260-267.
- [31] R.E. Tucker and L.P. McNamee, "Computer-aided design application to fault detection and isolation techniques", <u>Proc. IEEE Int. Symp.</u> <u>Circuits and Systems</u> (Pheonix, AZ, 1977), pp. 684-687.
- [32] E.C. Neu, "A new n-port network theorem", Proc. 13th Midwest Symp. Circuit Theory (Minneapolis, MI, 1970), pp. IV.5.1 - IV.5.10.
- [33] E.C. Neu, "A general method for the identification of branch parameter changes", <u>Proc. 14th Midwest Symp. Circuit Theory</u> (Denver, CO, 1971), pp. 17.2-1 to 17.2-8.
- [34] G.O. Martens and J.D. Dyck, "Fault identification in electronic circuits with the aid of bilinear transformations", <u>IEEE Trans.</u> Reliability, vol. R-21, 1972, pp. 99-104.
- [35] L. Gefferth, "Fault identification in resistive and reactive networks", <u>Int. J. Circuit Theory and Applications</u>, vol. 2, 1974, pp. 273-277.
- [36] R. Zielonko, A. Krolikowski and J. Hoja, "Fault diagnosis of analog circuits", Proc. IMEKO VII (London, 1976).
- [37] T.N. Trick and C.J. Alajajian, "Fault analysis of analog circuits", <u>Proc. 20th Midwest Symp. Circuits and Systems</u> (Lubbock, TX, 1977), pp. 211-215.
- [38] K.Y. Tong, "Single fault location in a linear analogue system with variable sensitivity matrix", <u>Electronics Letters</u>, vol. 16, 1980, pp. 221-222.
- [39] Y-S. Fang and G-M. Shen, "The fault diagnosis and the approach to preventing chain-fault", Proc. IEEE Int. Symp. Circuit and Systems (Houston, TX, 1980), pp. 1068-1071
- [40] L.M. Roytman and M.N.S. Swamy, "Multiple-fault location in analog circuits", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (Houston, TX, 1980), pp. 1072-1074.
- [41] A.A. Sakla, E.I. El-Masry and T.N. Trick, "A sensitivity algorithm for fault detection in analog circuits", Proc. IEEE Int. Symp. Circuits

and Systems (Houston, TX, 1980), pp. 1075-1077.

- [42] R.M. Biernacki and J.W. Bandler, "Fault location of analog circuits", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (Houston, TX, 1980), pp. 1078-1081.
- [43] G.S. Moschytz, <u>Linear Integrated Networks Design</u>, Van Nostrand Reinhold, New York, 1975.
- [44] J.F. Pinel, "Computer-aided network tuning", <u>IEEE Trans. Circuit</u> Theory, vol. CT-17, 1971, pp. 192-194.
- [45] R.L. Adams and V.K. Manaktala, "An optimization algorithm suitable for computer-assisted network tuning", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (Newton, MA, 1975), pp. 210-212.
- [46] E. Lüder and B. Kaiser, "Precision tuning of miniaturized circuits", <u>Proc. IEEE Int. Symp. Circuits and Systems</u> (Munich, 1976), pp. 722-725.
- [47] G. Müller, "On computer-aided tuning of microwave filters", <u>Proc. IEEE</u> Int. Symp. Circuits and Systems (Munich, 1976), pp. 209-211.
- [48] P.V. Lopresti, "Optimum design of linear tuning algorithms", <u>IEEE</u> Trans. Circuits and Systems, vol. CAS-24, 1977, pp. 144-151.
- [49] R.M. Biernacki and J.W. Bandler, "Postproduction tuning and fault location of analog circuits", Faculty of Engineering, McMaster University, Hamilton, Canada, Report SOC-233, 1979.
- [50] C.J. Alajajian, "A new algorithm for the tuning of analog filters", Ph.D. Thesis, University of Illinois, Urbana-Champaign, IL, 1979.
- [51] C.J. Alajajian, E.I. El-Masry and T.N. Trick, "A new tuning algorithm for analog filters" <u>Proc. 22nd Midwest Symp. Circuits and Systems</u> (Philadelphia, PA, 1979), pp. 205-209.
- [52] C.J. Alajajian, T.N. Trick and E.I. El-Masry, "On the design of an efficient tuning algorithm", <u>Proc. IEEE Int. Symp. Circuits and</u> Systems (Houston, TX, 1980), pp. 807-811.

J.W. Bandler Group on Simulation, Optimization and Control, Faculty of Engineering McMaster University Hamilton, Canada L8S 4L7

R.M. Biernacki Institute of Electronics Fundamentals Technical University of Warsaw Ul. Nowowiejska 15/19 00-665 Warsaw, Poland SOC-251

.

POSTPRODUCTION PARAMETER IDENTIFICATION AND TUNING OF ANALOG CIRCUITS

J.W. Bandler and R.M. Biernacki

June 1980, No. of Pages: 16

Revised:

Key Words: Tuning, parameter identification, fault analysis, testing, computer-aided design

Abstract: This paper discusses some topics related to postproduction tuning and repairing of analog electrical circuits. Suitable design techniques are reviewed and a general formulation of the tuning problem is given. Appropriate testing conditions are discussed. Recent developments in the field of postproduction tuning and fault analysis are reviewed.

Description: Invited paper presented at the 1980 European Conf. on Circuit Theory and Design, (Warsaw, Poland, Sept. 1980).

Related Work: SOC-233, SOC-235, SOC-236, SOC-244.

Price: \$ 6.00.

