

J.W. Bandler, P.C. Liu and H. Tromp
 Group on Simulation, Optimization and Control
 and Department of Electrical Engineering
 McMaster University, Hamilton, Canada, L8S 4L7

Abstract

A new concept of practical design applicable to microwave circuits and involving, in general, simultaneous centering, tolerancing and tuning is presented. The worst-case tolerance problem falls out as a special case. With such an integrated approach, designs previously regarded as unrealistic might be made more attractive. Practical implementation involving, for example, nonideal components and uncertain reference planes is also treated in this paper from the tolerance point of view.

Introduction

Component tolerance assignment is now considered to be an integral part of the design process¹⁻⁷. The optimal worst-case tolerance problem with variable nominal point has benefitted significantly in terms of increased tolerances obtained³⁻⁶. Tuning is known to be very important in microwave design. This work, therefore, brings in the tuning of one or more circuit components basically to further increase tolerances to reduce cost or to make unrealistically toleranced solutions more attractive. This new approach embodies centering, tolerancing and tuning in a unified formulation at the design stage. The worst-case purely toleranced problem and purely tuned problem fall out as special cases.

The general problem is both mathematically and computationally complicated, much more so than the conventional computer-aided design approach which seeks a single nominal design best satisfying performance specifications subject to other design constraints. The latter approach, however, would normally be used to find a starting point for the work we have in mind.

The Tolerance-Tuning Problem

The problem we are considering may, in general, be stated as: minimize a cost function $C(\phi^0, \epsilon, t)$, subject to $\phi \in R_c$, where $\phi^{0\Delta} [\phi_1^0 \phi_2^0 \dots \phi_k^0]^T \geq 0$, $\epsilon \triangleq [\epsilon_1 \epsilon_2 \dots \epsilon_k]^T \geq 0$ and $t \triangleq [t_1 t_2 \dots t_k]^T \geq 0$. k is the number of designable parameters, ϕ^0 is the nominal point, ϵ is the tolerance vector and t is the tuning vector. Let E and T be the $k \times k$ diagonal matrices with diagonal elements set to ϵ_i and t_i , respectively. Then

$$\phi = \phi^0 + E\epsilon + Tt \quad \epsilon \in R_c$$

for all $-1 \leq \mu_i \leq 1$ and some $-1 \leq \rho_i \leq 1$. R_c is the constraint region defined by m nonlinear inequality constraint functions of ϕ given by $R_c \triangleq \{\phi | g_i(\phi) \geq 0, i = 1, 2, \dots, m\}$. The cost function is chosen, in general, to maximize the tolerances and minimize the tuning range.

To reduce the computational complexity of the problem, and also from a practical point of view, we separate the components into effectively tuned and effectively toleranced parameters. Thus

$$\phi_i = \phi_i^0 + \begin{cases} \epsilon_i' \mu_i & \text{for } \epsilon_i' \triangleq \epsilon_i - t_i > 0 \\ t_i' \rho_i & \text{for } t_i' \triangleq t_i - \epsilon_i \geq 0 \end{cases}$$

under the same restrictions that $-1 \leq \mu_i \leq 1$ and $-1 \leq \rho_i \leq 1$.

A geometric interpretation of the simplified problem employs the concept of projection. Tuning within a tuning range may be mathematically regarded as the projection of points within the tuning range on the subspace spanned by the toleranced parameters. The result of this will be, then, equivalent to solving a purely toleranced problem in the projected subspace. Furthermore, if the projected region satisfies certain convexity assumptions, only the vertices of the projected region need be considered⁶. Thus, instead of considering $g_i(\phi) > 0, i = 1, 2, \dots, m$, for every possible outcome, we might then take the constraints of the form⁸

$$g_i(\rho\phi^0 + \sum_{j \in I_t} (\phi_j^0 + t_j \rho_j') \epsilon_j) \geq 0, i = 1, 2, \dots, m$$

where ϕ^0 denotes a chosen vertex⁶, ϵ_j is the j th unit vector, I_t is the index set for the effective tuning components⁸ and ρ is a $k \times k$ diagonal matrix with $p_{ii} = 1$ except for $i \in I_c$, in which case $p_{ii} = 0$.

If I_t is empty, ρ is a unit matrix and the problem is the purely toleranced problem.

Examples

A two-section lossless transmission-line transformer with quarter-wave length sections and source to load impedance of 10 : 1 and 100% relative bandwidth is used as an illustration of the concepts⁶. See Table I for the specifications. Some results are shown in Table II. As expected, tuning of any element enhances all the tolerances. Furthermore, if tuning is expensive it will be rejected by the formulation. The original formulation, though more complicated computationally, is useful if the designer has no idea which components are to be toleranced or tuned.

As a more realistic example we consider a one-section transformer on stripline from 50 to 20Ω. The physical circuit and its equivalent network are shown in Fig. 1. The specifications are listed in Table III. The physical dimensions w_1, w_2, w_3 , and l are the design variables. The cost function shown in Table IV is minimized taking into account

- (1) parasitic inductances due to step discontinuities
- (2) tolerances on $w_1, w_2, w_3, l, \epsilon_r$ (the dielectric

This work was supported by the National Research Council of Canada under Grant A7239 and by a Graduate Fellowship of the Rotary Foundation to H. Tromp.

- constant), t_s (the strip thickness), and b (the substrate thickness)
- (3) uncertainties in modelling of the parasitics and electrical line parameters
 - (4) mismatched source and load, represented by reflection coefficients of known maximum magnitude and arbitrary phase (e.g., imperfect connectors).

Tolerances on ϵ_r , t_s and b are independently imposed on each of the 3 stripline sections. The range of possible values for each of these three quantities is the same for all sections, but the actual outcomes within these ranges could be different.

Explicit formulas for the worst-case reflection coefficient for all possible source and load mismatches were used. The worst possible phase was chosen independently with respect to frequency to accommodate completely general connectors and other adjacent element imperfections. At each frequency, the worst interpretation of source and load mismatch was assumed, taking into account the actual characteristic impedance values being considered of the input and output lines.

Formulas for the parasitics were taken from Nalbandian and Steenaart⁹. The parasitic equivalent circuit was calculated on the basis of the average values of $\sqrt{\epsilon_r}$, t_s and b across a particular junction. The model uncertainties were conservatively estimated from published experimental results^{9,10}.

A worst-case study has been made to select a reasonable number of constraints. We generalize the problem to allow for

- (1) tolerances on the 13 physical parameters (w_1, w_2, w_3, ℓ , and ϵ_r, t_s and b for each of the 3 sections)
- (2) uncertainties on the 6 model parameters D_1, D_2, D_3, L_1, L_2 and ℓ_t treated as tolerances, where D_i is the effective line width of the i th section.

These 2¹⁹ sets of extreme values could be considered candidates for the worst case. The vertex selection procedure for the 13 physical parameters follows Bandler et. al.⁶ From each of the selected vertices the worst values of the modelling parameters are chosen. After each optimization this selection procedure is repeated, new constraints being added, if necessary.

Results on centering and tolerancing using DISOPT¹¹ are shown in Table IV. We note that the final number of constraints used is 18. Seven runs were needed to identify the final constraints. About two minutes on the CDC 6400 are required altogether. To verify that the solution meets the specification, the constraint selection procedure was repeated at 21 points in the band.

TABLE I
TWO-SECTION 10:1 QUARTER-WAVE TRANSFORMER

Relative Bandwidth	Sample Points (GHz)	Reflection Coefficient Specification	Type
100%	0.5, 0.6, ..., 1.5	0.55	upper
Minimax solution (no tolerances)		$ \rho = 0.4286$	

Conclusions

The concepts we have derived and the results obtained are promising. It is felt that our approach represents not only an advance in computer-aided design but is currently the most direct way of obtaining minimum cost designs under practical situations, at least in the worst-case sense.

References

- 1 B.J. Karafin, "The optimum assignment of component tolerances for electrical networks", B.S.T.J., vol. 50, Apr. 1971, pp. 1225-1242.
- 2 J.F. Pinel and K.A. Roberts, "Tolerance assignment in linear networks using nonlinear programming", IEEE Trans. Circuit Theory, vol. CT-19, Sept. 1972, pp. 475-479.
- 3 J.W. Bandler, "Optimization of design tolerances using nonlinear programming", J. Optimization Theory and Applications, vol. 14, July 1974, pp. 99-114.
- 4 J.W. Bandler and P.C. Liu, "Automated network design with optimal tolerances", IEEE Trans. Circuits and Systems, vol. CAS-21, Mar. 1974, pp. 219-222.
- 5 J.W. Bandler, P.C. Liu and J.H.K. Chen, "Computer-aided tolerance optimization applied to microwave circuits", 1974 IEEE Int. Microwave Symp. Dig. Tech. Papers, (Atlanta, Georgia, Jun. 1974), pp. 275-277.
- 6 J.W. Bandler, P.C. Liu and J.H.K. Chen, "Worst case network tolerance optimization", IEEE Trans. Microwave Theory Tech., to be published.
- 7 J.F. Pinel, "Computer-aided network tuning", IEEE Trans. Circuit Theory, vol. CT-18, Jan. 1971, pp. 192-194.
- 8 J.W. Bandler and P.C. Liu, "The tolerance-tuning problem: a nonlinear programming approach", Proc. 12th Allerton Conf. on Circuit and System Theory, (Urbana, Ill., Oct. 1974).
- 9 V. Nalbandian and W. Steenaart, "Discontinuities in symmetric striplines due to impedance steps and their compensations", IEEE Trans. Microwave Theory Tech., vol. MTT-20, Sept. 1972, pp. 573-578.
- 10 H.M. Altschuler and A.A. Oliner, "Discontinuities in the center conductor of symmetric strip transmission line", IRE Trans. Microwave Theory Tech., vol. MTT-8, May 1960, pp. 328-339.
- 11 J.W. Bandler and J.H.K. Chen, "DISOPT- a general program for continuous and discrete nonlinear programming problems", Int. J. Systems Science, to be published.

TABLE III
ONE-SECTION STRIPLINE TRANSFORMER

Center Frequency	5 GHz
Frequency Band	4.5-5.5 GHz
Reflection Coefficient Specification	0.25 (upper)
Source Impedance	50 Ω (nominal)
Load Impedance	20 Ω (nominal)
Source Mismatch	0.025 (ref. coe.)
Load Mismatch	0.025 (ref. coe.)
ϵ_r	2.54 + 1%
b	6.35 mm + 1%
t_s	0.051 mm + 5%
Uncertainty on L_1, L_2	3%
D_1, D_2, D_3	1%
ℓ_t	1 mm

TABLE II
TWO-SECTION 10:1 QUARTER-WAVE TRANSFORMER
DESIGN CENTERING, TOLERANCING AND TUNING

Cost Function* Parameters	C_1	C_1	C_1	C_2	C_3	C_4	C_5
Z_1^0	2.1487	2.0340	2.2754	2.5025	1.8748	2.1487	2.1487
Z_2^0	4.7307	4.5355	4.9467	5.3337	4.2642	4.7307	4.7307
$\epsilon_1/Z_1^0 \times 100\%$	12.74	17.83	17.60	25.08	31.62	31.62	12.74
$\epsilon_2/Z_2^0 \times 100\%$	12.74	17.60	17.83	31.62	25.08	31.62	12.74
$t_1/Z_1^0 \times 100\%$	-	10.00	-	-	31.62	18.88	0.00
$t_2/Z_2^0 \times 100\%$	-	-	10.00	31.62	-	18.88	0.00
$\epsilon_1'/Z_1^0 \times 100\%$	-	7.83	-	-	0.00	12.74	12.74
$\epsilon_2'/Z_2^0 \times 100\%$	-	-	7.83	0.00	-	12.74	12.74

* $C_1 = Z_1^0/\epsilon_1 + Z_2^0/\epsilon_2$, $C_2 = Z_1^0/\epsilon_1 + Z_2^0/\epsilon_2 + 10(t_2/Z_2^0)$, $C_3 = Z_1^0/\epsilon_1 + Z_2^0/\epsilon_2 + 10(t_1/Z_1^0)$, $C_4 = Z_1^0/\epsilon_1 + Z_2^0/\epsilon_2 + 10(t_1/Z_1^0 + t_2/Z_2^0)$
 $C_5 = Z_1^0/\epsilon_1 + Z_2^0/\epsilon_2 + 500(t_1/Z_1^0 + t_2/Z_2^0)$

TABLE IV
RESULTS FOR ONE-SECTION STRIPLINE TRANSFORMER

Cost Function	$\frac{1}{100} \left(\frac{w_1^0}{\epsilon_{w_1}} + \frac{w_2^0}{\epsilon_{w_2}} + \frac{w_3^0}{\epsilon_{w_3}} + \frac{\ell^0}{\epsilon_\ell} \right)$
Sample Points	4.5, 5.5 GHz
No. of Variables	8
No. of Final Constraints	18
Minimal Cost	4.82
w_1^0	4.660 mm
w_2^0	8.968 mm
w_3^0	15.463 mm
ℓ^0	8.457 mm
$\epsilon_{w_1}/w_1^0 \times 100$	0.94 %
$\epsilon_{w_2}/w_2^0 \times 100$	1.20 %
$\epsilon_{w_3}/w_3^0 \times 100$	0.74 %
$\epsilon_\ell/\ell^0 \times 100$	0.64 %




Fig. 1. Stripline transformer and equivalent circuit.